[llvm] [RISCV] Add intrinsics for strided segment stores with fixed vectors (PR #152038)
Min-Yih Hsu via llvm-commits
llvm-commits at lists.llvm.org
Fri Aug 8 14:07:54 PDT 2025
================
@@ -1736,6 +1736,17 @@ let TargetPrefix = "riscv" in {
[llvm_anyptr_ty, LLVMScalarOrSameVectorWidth<0, llvm_i1_ty>,
llvm_anyint_ty]),
[NoCapture<ArgIndex<nf>>, IntrWriteMem]>;
+
+ // Input: (<stored values>..., pointer, offset, mask, vl)
----------------
mshockwave wrote:
Oh yeah I agree, it's fixed now. I'm going to fix the load one in another NFC commit.
https://github.com/llvm/llvm-project/pull/152038
More information about the llvm-commits
mailing list