[llvm] [RISCV] Update SpacemiT-X60 vector floating-point instructions latencies (PR #150618)
Mikhail R. Gadelha via llvm-commits
llvm-commits at lists.llvm.org
Thu Aug 7 14:51:45 PDT 2025
https://github.com/mikhailramalho updated https://github.com/llvm/llvm-project/pull/150618
>From 17cd3571db75c603dd26a7564a7adef53275ec3d Mon Sep 17 00:00:00 2001
From: "Mikhail R. Gadelha" <mikhail at igalia.com>
Date: Fri, 25 Jul 2025 10:13:07 -0300
Subject: [PATCH 1/4] [RISCV] Update SpacemiT-X60 vector floating-point
instructions
---
.../lib/Target/RISCV/RISCVSchedSpacemitX60.td | 163 +-
.../RISCV/SpacemitX60/rvv-conversion.s | 902 ++---
.../llvm-mca/RISCV/SpacemitX60/rvv-fma.s | 290 +-
.../tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s | 3542 ++++++++---------
.../RISCV/SpacemitX60/rvv-permutation.s | 62 +-
5 files changed, 2522 insertions(+), 2437 deletions(-)
diff --git a/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td b/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
index bf23812c992ba..1af39014aab92 100644
--- a/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
+++ b/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
@@ -75,6 +75,23 @@ class Get461018Latency<string mx> {
);
}
+// Used for: FP FMA operations, complex FP ops
+class Get6678Latency<string mx> {
+ int c = !cond(
+ !eq(mx, "M4") : 7,
+ !eq(mx, "M8") : 8,
+ true: 6
+ );
+}
+
+// Used for: e32 multiply pattern, some FP ops
+class Get5558Latency<string mx> {
+ int c = !cond(
+ !eq(mx, "M8") : 8,
+ true: 5
+ );
+}
+
// Used for: e64 multiply pattern, complex ops
class Get781632Latency<string mx> {
int c = !cond(
@@ -518,39 +535,47 @@ foreach mx = SchedMxListF in {
foreach sew = SchedSEWSet<mx, isF=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, isF=1>.c;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFALUV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFALUF", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFMulF", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFMulAddV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFMulAddF", [SMX60_VFP], mx, sew, IsWorstCase>;
- }
-}
+ let Latency = Get458Latency<mx>.c, ReleaseAtCycles = [4] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFALUV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFALUF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFMinMaxV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFMinMaxF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
-foreach mx = SchedMxListF in {
- foreach sew = SchedSEWSet<mx, isF=1>.val in {
- defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, isF=1>.c;
+ let Latency = !if(!eq(sew, 64), Get5558Latency<mx>.c, Get458Latency<mx>.c), ReleaseAtCycles = [4] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFMulF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
- defm "" : LMULSEWWriteResMXSEW<"WriteVFRecpV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFSgnjV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFSgnjF", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFMinMaxV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFMinMaxF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ let Latency = Get4816Latency<mx>.c, ReleaseAtCycles = [4] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFRecpV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFSgnjV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFSgnjF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
- defm "" : LMULSEWWriteResMXSEW<"WriteVFCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ // TODO: for some reason, the following cond is not working, and always use Get5558Latency
+ let Latency = !if(!eq(sew, 64), Get6678Latency<mx>.c, Get5558Latency<mx>.c), ReleaseAtCycles = [5] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFMulAddV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFMulAddF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
}
}
foreach mx = SchedMxList in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxList>.c;
- defm "" : LMULWriteResMX<"WriteVFCmpV", [SMX60_VFP], mx, IsWorstCase>;
- defm "" : LMULWriteResMX<"WriteVFCmpF", [SMX60_VFP], mx, IsWorstCase>;
- defm "" : LMULWriteResMX<"WriteVFClassV", [SMX60_VFP], mx, IsWorstCase>;
- defm "" : LMULWriteResMX<"WriteVFMergeV", [SMX60_VFP], mx, IsWorstCase>;
- defm "" : LMULWriteResMX<"WriteVFMovV", [SMX60_VFP], mx, IsWorstCase>;
+ let Latency = Get461018Latency<mx>.c, ReleaseAtCycles = [4] in {
+ defm "" : LMULWriteResMX<"WriteVFCmpV", [SMX60_VFP], mx, IsWorstCase>;
+ defm "" : LMULWriteResMX<"WriteVFCmpF", [SMX60_VFP], mx, IsWorstCase>;
+ }
- defm "" : LMULWriteResMX<"WriteVFCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
+ let Latency = Get4816Latency<mx>.c, ReleaseAtCycles = [4] in {
+ defm "" : LMULWriteResMX<"WriteVFClassV", [SMX60_VFP], mx, IsWorstCase>;
+ defm "" : LMULWriteResMX<"WriteVFMergeV", [SMX60_VFP], mx, IsWorstCase>;
+ defm "" : LMULWriteResMX<"WriteVFMovV", [SMX60_VFP], mx, IsWorstCase>;
+ defm "" : LMULWriteResMX<"WriteVFCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
+ }
}
// Widening
@@ -558,27 +583,49 @@ foreach mx = SchedMxListW in {
foreach sew = SchedSEWSet<mx, isF=0, isWidening=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListW>.c;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
}
}
foreach mx = SchedMxListFW in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxListFW>.c;
- defm "" : LMULWriteResMX<"WriteVFWCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
+ let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ defm "" : LMULWriteResMX<"WriteVFWCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
+ }
}
foreach mx = SchedMxListFW in {
foreach sew = SchedSEWSet<mx, isF=1, isWidening=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListFW, isF=1>.c;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWALUV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWALUF", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulF", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulAddV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulAddF", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWCvtFToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWCvtFToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+
+ // Pattern for vfwsub/vfwadd.vv, vfwsub/vfwadd.vf: e16mf4=4, e16mf2=4, e16m1=4, e16m2=5,
+ // e16m4=8, e32mf2=4, e32m1=4, e32m2=5, e32m4=8
+ // Pattern for vfwsub/vfwadd.wv, vfwsub/vfwadd.wf: e16mf4=5, e16mf2=5, e16m1=5, e16m2=9,
+ // e16m4=17, e32mf2=5, e32m1=5, e32m2=9, e32m4=17
+ // TODO: Split .wf/.wv variants into separate scheduling classes to use 5/5/9/17
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWALUV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWALUF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
+
+ // Pattern for vfwmul.vv, vfwmul.vf: e16 = 4/4/4/6/8. We use 4/4/5/8 as approximation
+ // TODO: e32m4 = 8, but it's set to 5 here
+ let Latency = !if(!eq(sew, 32), Get5558Latency<mx>.c, Get4588Latency<mx>.c), ReleaseAtCycles = [4] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
+
+ // Pattern for vfwmacc, vfwnmacc, etc: e16 = 5/5/5/8; e32 = 6/6/7/8
+ // Use existing 6,6,7,8 as close approximation
+ let Latency = Get6678Latency<mx>.c, ReleaseAtCycles = [6] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulAddV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulAddF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
}
}
@@ -586,26 +633,64 @@ foreach mx = SchedMxListFW in {
foreach mx = SchedMxListW in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxListW>.c;
- defm "" : LMULWriteResMX<"WriteVFNCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
+ let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ defm "" : LMULWriteResMX<"WriteVFNCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
+ }
}
foreach mx = SchedMxListFW in {
foreach sew = SchedSEWSet<mx, isF=1, isWidening=1>.val in {
-
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListFW, isF=1>.c;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFNCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFNCvtFToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+
+ let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFNCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFNCvtFToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
}
}
// Vector Floating-Point Division and Square Root
+foreach mx = SchedMxListF in {
+ foreach sew = SchedSEWSet<mx, 1>.val in {
+ defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, 1>.c;
+ defvar LMulLat = Get1248Latency<mx>.c;
+
+ // Pattern for vfdiv.vf: e16 = 12/24/48/96; e32 = 12/24/48/96; e64 = 18/36/72/144
+ // Pattern for vfrdiv.vf: e16 = 12/24/48/96; e32 = 12/24/48/96; e64 = 40/80/160/320
+ // We use the worst-case, vfdiv.vf is penalized in e64
+ // TODO: split vfdiv.vf and vfrdiv.vf into separate scheduling classes
+ let Latency = !if(!eq(sew, 64), !mul(LMulLat, 40), !mul(LMulLat, 12)), ReleaseAtCycles = [7] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFDivF", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
+
+ // Compute latency based on SEW and LMUL combination
+ defvar SEWLatencyFactor = !cond(
+ !eq(sew, 16) : 12, // e16: 12*LMUL
+ !eq(sew, 32) : 38, // e32: 38*LMUL
+ !eq(sew, 64) : 40 // e64: 40*LMUL
+ );
+
+ let Latency = !mul(LMulLat, SEWLatencyFactor), ReleaseAtCycles = [7] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFDivV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
+ }
+}
+
+// Pattern for vfsqrt.v: e16 = 18/36/72/144; e32 = 38/76/152/304; e64 = 40/80/160/320
foreach mx = SchedMxListF in {
foreach sew = SchedSEWSet<mx, 1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, 1>.c;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFDivV", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFDivF", [SMX60_VFP], mx, sew, IsWorstCase>;
- defm "" : LMULSEWWriteResMXSEW<"WriteVFSqrtV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ // Compute latency based on SEW and LMUL combination
+ defvar SEWLatencyFactor = !cond(
+ !eq(sew, 16) : 18, // e16: 18*LMUL
+ !eq(sew, 32) : 38, // e32: 38*LMUL
+ !eq(sew, 64) : 40 // e64: 40*LMUL
+ );
+
+ let Latency = !mul(Get1248Latency<mx>.c, SEWLatencyFactor), ReleaseAtCycles = [18] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFSqrtV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
}
}
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-conversion.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-conversion.s
index 9592d1bf46b85..3f704c74247f2 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-conversion.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-conversion.s
@@ -727,455 +727,455 @@ vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 16 4.00 16 SMX60_VIEU[4] VZEXT_VF8 vzext.vf8 v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK: Resources:
# CHECK-NEXT: [0] - SMX60_FP
@@ -1189,7 +1189,7 @@ vfwcvt.xu.f.v v8, v16
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 281.00 - - - 225.00 224.00 -
+# CHECK-NEXT: - 281.00 - - - 900.00 224.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
@@ -1306,452 +1306,452 @@ vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: - - - - - - 4.00 - vzext.vf8 v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
index d8e0febb4937a..a414b5ec280b5 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
@@ -1317,149 +1317,149 @@ vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 8 4.00 8 SMX60_VIEU[4] VWMACCUS_VX vwmaccus.vx v8, a6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK: Resources:
# CHECK-NEXT: [0] - SMX60_FP
@@ -1473,7 +1473,7 @@ vfwnmsac.vv v8, v16, v24
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 353.00 - - - 72.00 1652.00 -
+# CHECK-NEXT: - 353.00 - - - 432.00 1652.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
@@ -2040,146 +2040,146 @@ vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - - 4.00 - vwmaccus.vx v8, a6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
index f59c7987b615b..e9e4a42253585 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
@@ -1921,995 +1921,995 @@ vfwsub.wv v8, v16, v24
# CHECK: [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 38 7.00 38 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 38 7.00 38 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 76 7.00 76 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 152 7.00 152 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 304 7.00 304 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 40 7.00 40 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 80 7.00 80 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 160 7.00 160 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 320 7.00 320 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 40 7.00 40 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 80 7.00 80 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 160 7.00 160 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 320 7.00 320 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: 1 1 1.00 1 SMX60_VIEU VFMV_F_S vfmv.f.s fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
@@ -2971,785 +2971,785 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 1 1.00 1 SMX60_VIEU VFMV_S_F vfmv.s.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 40 7.00 40 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 80 7.00 80 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 160 7.00 160 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 320 7.00 320 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 36 18.00 36 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 72 18.00 72 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 144 18.00 144 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 38 18.00 38 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 38 18.00 38 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 76 18.00 76 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 152 18.00 152 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 304 18.00 304 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 40 18.00 40 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 80 18.00 80 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 160 18.00 160 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 320 18.00 320 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK: Resources:
# CHECK-NEXT: [0] - SMX60_FP
@@ -3763,1000 +3763,1000 @@ vfwsub.wv v8, v16, v24
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 915.00 - - - 885.00 30.00 -
+# CHECK-NEXT: - 915.00 - - - 4125.00 30.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - - 1.00 - vfmv.f.s fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -4818,782 +4818,782 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: - - - - - - 1.00 - vfmv.s.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-permutation.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-permutation.s
index 5ae0d43b42d10..4e6a3d0f1c84b 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-permutation.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-permutation.s
@@ -2252,35 +2252,35 @@ vfslide1up.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 16 4.00 16 SMX60_VIEU[4] VMERGE_VXM vmerge.vxm v8, v8, t5, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSLIDE1DOWN_VF vfslide1down.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
@@ -2354,7 +2354,7 @@ vfslide1up.vf v8, v16, ft0
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 572.00 - - - 45.00 923.00 -
+# CHECK-NEXT: - 572.00 - - - 90.00 923.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
@@ -3413,35 +3413,35 @@ vfslide1up.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: - - - - - - 4.00 - vmerge.vxm v8, v8, t5, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 1.00 - - vfslide1down.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
>From a9a540b13953c8be67ac932332e71de238e5f7aa Mon Sep 17 00:00:00 2001
From: "Mikhail R. Gadelha" <mikhail at igalia.com>
Date: Mon, 28 Jul 2025 19:17:16 -0300
Subject: [PATCH 2/4] Added helper class
Signed-off-by: Mikhail R. Gadelha <mikhail at igalia.com>
---
.../lib/Target/RISCV/RISCVSchedSpacemitX60.td | 68 +++++++++++++++++++
1 file changed, 68 insertions(+)
diff --git a/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td b/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
index 1af39014aab92..1d4c3bd42bb0d 100644
--- a/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
+++ b/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
@@ -13,6 +13,56 @@
//
//===----------------------------------------------------------------------===//
+// Giving a startMx and a Value, this class calculates returns the result of
+// doubling Value until we hit tartetMx, everything before that is BaseValue.
+class GetDoublingValueFromLMUL<string startMx, int Value, string targetMx> {
+ int pos_MF8 = 0;
+ int pos_MF4 = 1;
+ int pos_MF2 = 2;
+ int pos_M1 = 3;
+ int pos_M2 = 4;
+ int pos_M4 = 5;
+ int pos_M8 = 6;
+
+ // Get position of start multiplier
+ int startPos = !cond(
+ !eq(startMx, "MF8") : pos_MF8,
+ !eq(startMx, "MF4") : pos_MF4,
+ !eq(startMx, "MF2") : pos_MF2,
+ !eq(startMx, "M1") : pos_M1,
+ !eq(startMx, "M2") : pos_M2,
+ !eq(startMx, "M4") : pos_M4,
+ !eq(startMx, "M8") : pos_M8,
+ );
+
+ // Get position of target multiplier
+ int targetPos = !cond(
+ !eq(targetMx, "MF8") : pos_MF8,
+ !eq(targetMx, "MF4") : pos_MF4,
+ !eq(targetMx, "MF2") : pos_MF2,
+ !eq(targetMx, "M1") : pos_M1,
+ !eq(targetMx, "M2") : pos_M2,
+ !eq(targetMx, "M4") : pos_M4,
+ !eq(targetMx, "M8") : pos_M8,
+ true: 0
+ );
+
+ // Calculate the difference in positions
+ int posDiff = !sub(targetPos, startPos);
+
+ // Otherwise calculate Value * (2^posDiff)
+ int c = !cond(
+ !eq(posDiff, 0) : Value,
+ !eq(posDiff, 1) : !mul(Value, 2),
+ !eq(posDiff, 2) : !mul(Value, 4),
+ !eq(posDiff, 3) : !mul(Value, 8),
+ !eq(posDiff, 4) : !mul(Value, 16),
+ !eq(posDiff, 5) : !mul(Value, 32),
+ !eq(posDiff, 6) : !mul(Value, 64),
+ true: Value
+ );
+}
+
class SMX60IsWorstCaseMX<string mx, list<string> MxList> {
string LLMUL = LargestLMUL<MxList>.r;
bit c = !eq(mx, LLMUL);
@@ -27,6 +77,9 @@ class SMX60IsWorstCaseMXSEW<string mx, int sew, list<string> MxList, bit isF = 0
defvar SMX60VLEN = 256;
defvar SMX60DLEN = !div(SMX60VLEN, 2);
+//===----------------------------------------------------------------------===//
+// Latency helpers
+
class Get1248Latency<string mx> {
int c = !cond(
!eq(mx, "M2") : 2,
@@ -102,6 +155,21 @@ class Get781632Latency<string mx> {
);
}
+//===----------------------------------------------------------------------===//
+// ReleaseAtCycles (Occupancy) helpers
+
+class GetOneMF4AndDouble<string mx> {
+ int c = GetDoublingValueFromLMUL<"MF4", 1, mx>.c;
+}
+
+class GetOneMF2AndDouble<string mx> {
+ int c = GetDoublingValueFromLMUL<"MF2", 1, mx>.c;
+}
+
+class GetOneM1AndDouble<string mx> {
+ int c = GetDoublingValueFromLMUL<"M1", 1, mx>.c;
+}
+
def SpacemitX60Model : SchedMachineModel {
let IssueWidth = 2; // dual-issue
let MicroOpBufferSize = 0; // in-order
>From 603a72c3105a17eab41ceb0ab67dc2b38ed512ba Mon Sep 17 00:00:00 2001
From: "Mikhail R. Gadelha" <mikhail at igalia.com>
Date: Tue, 29 Jul 2025 16:58:41 -0300
Subject: [PATCH 3/4] Update ReleaseAtCycles from camel cdr data
Signed-off-by: Mikhail R. Gadelha <mikhail at igalia.com>
---
.../lib/Target/RISCV/RISCVSchedSpacemitX60.td | 90 +-
.../RISCV/SpacemitX60/rvv-conversion.s | 710 ++--
.../llvm-mca/RISCV/SpacemitX60/rvv-fma.s | 290 +-
.../tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s | 3070 ++++++++---------
.../RISCV/SpacemitX60/rvv-permutation.s | 50 +-
5 files changed, 2109 insertions(+), 2101 deletions(-)
diff --git a/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td b/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
index 1d4c3bd42bb0d..6b37d4150595b 100644
--- a/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
+++ b/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
@@ -603,27 +603,33 @@ foreach mx = SchedMxListF in {
foreach sew = SchedSEWSet<mx, isF=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, isF=1>.c;
- let Latency = Get458Latency<mx>.c, ReleaseAtCycles = [4] in {
+ let Latency = Get458Latency<mx>.c, ReleaseAtCycles = [GetOneM1AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFALUV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFALUF", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFMinMaxV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFMinMaxF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
- let Latency = !if(!eq(sew, 64), Get5558Latency<mx>.c, Get458Latency<mx>.c), ReleaseAtCycles = [4] in {
+ // Slightly increased latency for sew == 64
+ defvar VFMulLatency = !if(!eq(sew, 64), Get5558Latency<mx>.c, Get458Latency<mx>.c);
+ let Latency = VFMulLatency, ReleaseAtCycles = [GetOneM1AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFMulF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
- let Latency = Get4816Latency<mx>.c, ReleaseAtCycles = [4] in {
+ let Latency = Get4816Latency<mx>.c, ReleaseAtCycles = [GetOneMF2AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFRecpV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFSgnjV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFSgnjF", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
+ // The following covers vfmacc, vfmsac, and their vfn* variants in the same group, but the
+ // ReleaseAtCycles takes one extra cycle for the vfn* variants.
+ // TODO: Should we split them?
// TODO: for some reason, the following cond is not working, and always use Get5558Latency
- let Latency = !if(!eq(sew, 64), Get6678Latency<mx>.c, Get5558Latency<mx>.c), ReleaseAtCycles = [5] in {
+ defvar VFMulAddLatency = !if(!eq(sew, 64), Get6678Latency<mx>.c, Get5558Latency<mx>.c);
+ let Latency = VFMulAddLatency, ReleaseAtCycles = [GetOneM1AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFMulAddV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFMulAddF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
@@ -633,12 +639,14 @@ foreach mx = SchedMxListF in {
foreach mx = SchedMxList in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxList>.c;
- let Latency = Get461018Latency<mx>.c, ReleaseAtCycles = [4] in {
+ // Slightly increased ReleaseAtCycles for M8: 18
+ defvar VFCmpOcc = !if(!eq(mx, "M8"), !add(GetOneMF2AndDouble<mx>.c, 2), GetOneMF2AndDouble<mx>.c);
+ let Latency = Get461018Latency<mx>.c, ReleaseAtCycles = [VFCmpOcc] in {
defm "" : LMULWriteResMX<"WriteVFCmpV", [SMX60_VFP], mx, IsWorstCase>;
defm "" : LMULWriteResMX<"WriteVFCmpF", [SMX60_VFP], mx, IsWorstCase>;
}
- let Latency = Get4816Latency<mx>.c, ReleaseAtCycles = [4] in {
+ let Latency = Get4816Latency<mx>.c, ReleaseAtCycles = [GetOneMF2AndDouble<mx>.c] in {
defm "" : LMULWriteResMX<"WriteVFClassV", [SMX60_VFP], mx, IsWorstCase>;
defm "" : LMULWriteResMX<"WriteVFMergeV", [SMX60_VFP], mx, IsWorstCase>;
defm "" : LMULWriteResMX<"WriteVFMovV", [SMX60_VFP], mx, IsWorstCase>;
@@ -651,7 +659,7 @@ foreach mx = SchedMxListW in {
foreach sew = SchedSEWSet<mx, isF=0, isWidening=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListW>.c;
- let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
}
@@ -660,7 +668,7 @@ foreach mx = SchedMxListW in {
foreach mx = SchedMxListFW in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxListFW>.c;
- let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
defm "" : LMULWriteResMX<"WriteVFWCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
}
}
@@ -669,28 +677,36 @@ foreach mx = SchedMxListFW in {
foreach sew = SchedSEWSet<mx, isF=1, isWidening=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListFW, isF=1>.c;
- let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWCvtFToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
- // Pattern for vfwsub/vfwadd.vv, vfwsub/vfwadd.vf: e16mf4=4, e16mf2=4, e16m1=4, e16m2=5,
- // e16m4=8, e32mf2=4, e32m1=4, e32m2=5, e32m4=8
- // Pattern for vfwsub/vfwadd.wv, vfwsub/vfwadd.wf: e16mf4=5, e16mf2=5, e16m1=5, e16m2=9,
- // e16m4=17, e32mf2=5, e32m1=5, e32m2=9, e32m4=17
- // TODO: Split .wf/.wv variants into separate scheduling classes to use 5/5/9/17
+ let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
+ // Latency for vfwsub/vfwadd.vv, vfwsub/vfwadd.vf: 4/4/4/5/8
+ // Latency for vfwsub/vfwadd.wv, vfwsub/vfwadd.wf: 5/5/5/9/17
+ // ReleaseAtCycles for vfwsub/vfwadd.vv, vfwsub/vfwadd.vf: 1/1/2/4/8
+ // ReleaseAtCycles for vfwsub/vfwadd.wv, vfwsub/vfwadd.wf: 1/2/4/8/17
+ // TODO: Split .wf/.wv variants into separate scheduling classes
defm "" : LMULSEWWriteResMXSEW<"WriteVFWALUV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFWALUF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
- // Pattern for vfwmul.vv, vfwmul.vf: e16 = 4/4/4/6/8. We use 4/4/5/8 as approximation
- // TODO: e32m4 = 8, but it's set to 5 here
- let Latency = !if(!eq(sew, 32), Get5558Latency<mx>.c, Get4588Latency<mx>.c), ReleaseAtCycles = [4] in {
- defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ let Latency = Get4588Latency<mx>.c, ReleaseAtCycles = [GetOneMF2AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
+ // Slightly increased latency for SEW == 32
+ defvar VFWMullOcc = !if(!eq(sew, 32),
+ !add(GetDoublingValueFromLMUL<"M2", 2, mx>.c, 1), // 1/3/5/9
+ GetOneMF2AndDouble<mx>.c
+ );
+ let Latency = Get5558Latency<mx>.c, ReleaseAtCycles = [VFWMullOcc] in {
+ defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
+
// Pattern for vfwmacc, vfwnmacc, etc: e16 = 5/5/5/8; e32 = 6/6/7/8
// Use existing 6,6,7,8 as close approximation
- let Latency = Get6678Latency<mx>.c, ReleaseAtCycles = [6] in {
+ let Latency = Get6678Latency<mx>.c, ReleaseAtCycles = [GetOneMF2AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulAddV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulAddF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
@@ -701,7 +717,7 @@ foreach mx = SchedMxListFW in {
foreach mx = SchedMxListW in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxListW>.c;
- let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
defm "" : LMULWriteResMX<"WriteVFNCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
}
}
@@ -710,7 +726,7 @@ foreach mx = SchedMxListFW in {
foreach sew = SchedSEWSet<mx, isF=1, isWidening=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListFW, isF=1>.c;
- let Latency = !mul(Get1248Latency<mx>.c, 4), ReleaseAtCycles = [4] in {
+ let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFNCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFNCvtFToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
@@ -721,24 +737,21 @@ foreach mx = SchedMxListFW in {
foreach mx = SchedMxListF in {
foreach sew = SchedSEWSet<mx, 1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, 1>.c;
- defvar LMulLat = Get1248Latency<mx>.c;
- // Pattern for vfdiv.vf: e16 = 12/24/48/96; e32 = 12/24/48/96; e64 = 18/36/72/144
- // Pattern for vfrdiv.vf: e16 = 12/24/48/96; e32 = 12/24/48/96; e64 = 40/80/160/320
+ // Compute ReleaseAtCycles based on SEW
+ // Latency for vfdiv.vf: e16/e32 = 12/24/48/96; e64 = 18/36/72/144
+ // Latency for vfrdiv.vf: e16/e32 = 12/24/48/96; e64 = 40/80/160/320
// We use the worst-case, vfdiv.vf is penalized in e64
// TODO: split vfdiv.vf and vfrdiv.vf into separate scheduling classes
- let Latency = !if(!eq(sew, 64), !mul(LMulLat, 40), !mul(LMulLat, 12)), ReleaseAtCycles = [7] in {
+ defvar VFDivFFactor = !if(!eq(sew, 64), 40, 12);
+ defvar VFDivFLatAndOcc = !mul(GetOneM1AndDouble<mx>.c, VFDivFFactor);
+ let Latency = VFDivFLatAndOcc, ReleaseAtCycles = [VFDivFLatAndOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFDivF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
- // Compute latency based on SEW and LMUL combination
- defvar SEWLatencyFactor = !cond(
- !eq(sew, 16) : 12, // e16: 12*LMUL
- !eq(sew, 32) : 38, // e32: 38*LMUL
- !eq(sew, 64) : 40 // e64: 40*LMUL
- );
-
- let Latency = !mul(LMulLat, SEWLatencyFactor), ReleaseAtCycles = [7] in {
+ defvar VFDivVFactor = !if(!eq(sew, 16), 12, 40);
+ defvar VFDivVLatAndOcc = !mul(GetOneM1AndDouble<mx>.c, VFDivVFactor);
+ let Latency = VFDivVLatAndOcc, ReleaseAtCycles = [VFDivVLatAndOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFDivV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
}
@@ -749,14 +762,9 @@ foreach mx = SchedMxListF in {
foreach sew = SchedSEWSet<mx, 1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, 1>.c;
- // Compute latency based on SEW and LMUL combination
- defvar SEWLatencyFactor = !cond(
- !eq(sew, 16) : 18, // e16: 18*LMUL
- !eq(sew, 32) : 38, // e32: 38*LMUL
- !eq(sew, 64) : 40 // e64: 40*LMUL
- );
-
- let Latency = !mul(Get1248Latency<mx>.c, SEWLatencyFactor), ReleaseAtCycles = [18] in {
+ defvar VFSqrtVFactor = !if(!eq(sew, 16), 12, 40);
+ defvar VFSqrtVLatAndOcc = !mul(GetOneM1AndDouble<mx>.c, VFSqrtVFactor);
+ let Latency = VFSqrtVLatAndOcc, ReleaseAtCycles = [VFSqrtVLatAndOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFSqrtV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
}
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-conversion.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-conversion.s
index 3f704c74247f2..f854c1c01ad52 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-conversion.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-conversion.s
@@ -727,455 +727,455 @@ vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 16 4.00 16 SMX60_VIEU[4] VZEXT_VF8 vzext.vf8 v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_F_XU_V vfcvt.f.xu.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_F_X_V vfcvt.f.x.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_F_X_V vfcvt.f.x.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_RTZ_X_F_V vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_RTZ_XU_F_V vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_X_F_V vfcvt.x.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_X_F_V vfcvt.x.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCVT_XU_F_V vfcvt.xu.f.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_F_F_W vfncvt.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_F_XU_W vfncvt.f.xu.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_F_X_W vfncvt.f.x.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_ROD_F_F_W vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_RTZ_X_F_W vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_RTZ_XU_F_W vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_X_F_W vfncvt.x.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFNCVT_XU_F_W vfncvt.xu.f.w v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_F_F_V vfwcvt.f.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_F_X_V vfwcvt.f.x.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_F_XU_V vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_RTZ_X_F_V vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_RTZ_XU_F_V vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_X_F_V vfwcvt.x.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWCVT_XU_F_V vfwcvt.xu.f.v v8, v16
# CHECK: Resources:
# CHECK-NEXT: [0] - SMX60_FP
@@ -1189,7 +1189,7 @@ vfwcvt.xu.f.v v8, v16
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 281.00 - - - 900.00 224.00 -
+# CHECK-NEXT: - 281.00 - - - 1473.00 224.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
@@ -1306,452 +1306,452 @@ vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: - - - - - - 4.00 - vzext.vf8 v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.xu.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.f.xu.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.f.x.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.f.x.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.rtz.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.rtz.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.rtz.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.x.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.x.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfcvt.xu.f.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfcvt.xu.f.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.xu.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.f.xu.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.f.x.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.f.x.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rod.f.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.rod.f.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.rtz.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.rtz.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.rtz.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.x.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.x.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfncvt.xu.f.w v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfncvt.xu.f.w v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.f.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.x.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.f.x.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.f.xu.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.f.xu.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.rtz.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.rtz.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.rtz.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.x.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.x.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 1.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 2.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 8.00 - - vfwcvt.xu.f.v v8, v16
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwcvt.xu.f.v v8, v16
+# CHECK-NEXT: - - - - - 16.00 - - vfwcvt.xu.f.v v8, v16
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
index a414b5ec280b5..9d23fbaa72627 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
@@ -1317,149 +1317,149 @@ vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 8 4.00 8 SMX60_VIEU[4] VWMACCUS_VX vwmaccus.vx v8, a6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 6.00 6 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 6.00 7 SMX60_VFP[6] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK: Resources:
# CHECK-NEXT: [0] - SMX60_FP
@@ -1473,7 +1473,7 @@ vfwnmsac.vv v8, v16, v24
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 353.00 - - - 432.00 1652.00 -
+# CHECK-NEXT: - 353.00 - - - 248.00 1652.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
@@ -2040,146 +2040,146 @@ vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - - 4.00 - vwmaccus.vx v8, a6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 4.00 - - vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 6.00 - - vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwnmsac.vv v8, v16, v24
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
index e9e4a42253585..5dfe6e409b89f 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
@@ -1921,995 +1921,995 @@ vfwsub.wv v8, v16, v24
# CHECK: [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VF vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFEQ_VF vmfeq.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFEQ_VV vmfeq.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFEQ_VV vmfeq.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGE_VF vmfge.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFGE_VF vmfge.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFGT_VF vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFGT_VF vmfgt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VF vmfle.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VF vmfle.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLE_VV vmfle.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLE_VV vmfle.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VF vmflt.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VF vmflt.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFLT_VV vmflt.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFLT_VV vmflt.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VF vmfne.vf v8, v8, ft0
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFNE_VF vmfne.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 10 4.00 10 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 10 8.00 10 SMX60_VFP[8] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 18 4.00 18 SMX60_VFP[4] VMFNE_VV vmfne.vv v8, v8, v8
+# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VMFNE_VV vmfne.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VV vfadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFADD_VV vfadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFADD_VF vfadd.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFADD_VF vfadd.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VV vfsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSUB_VV vfsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSUB_VF vfsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSUB_VF vfsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFCLASS_V vfclass.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFCLASS_V vfclass.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 24 24.00 24 SMX60_VFP[24] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 48 48.00 48 SMX60_VFP[48] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 96 96.00 96 SMX60_VFP[96] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 38 7.00 38 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 40 40.00 40 SMX60_VFP[40] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 38 7.00 38 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 40 40.00 40 SMX60_VFP[40] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 76 7.00 76 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 80 80.00 80 SMX60_VFP[80] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 152 7.00 152 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 160 160.00 160 SMX60_VFP[160] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 304 7.00 304 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 320 320.00 320 SMX60_VFP[320] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 40 7.00 40 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 40 40.00 40 SMX60_VFP[40] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 80 7.00 80 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 80 80.00 80 SMX60_VFP[80] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 160 7.00 160 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 160 160.00 160 SMX60_VFP[160] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 320 7.00 320 SMX60_VFP[7] VFDIV_VV vfdiv.vv v8, v8, v8
+# CHECK-NEXT: 1 320 320.00 320 SMX60_VFP[320] VFDIV_VV vfdiv.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 24 24.00 24 SMX60_VFP[24] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 48 48.00 48 SMX60_VFP[48] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 96 96.00 96 SMX60_VFP[96] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 24 24.00 24 SMX60_VFP[24] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 48 48.00 48 SMX60_VFP[48] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 96 96.00 96 SMX60_VFP[96] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 40 7.00 40 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 40 40.00 40 SMX60_VFP[40] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 80 7.00 80 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 80 80.00 80 SMX60_VFP[80] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 160 7.00 160 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 160 160.00 160 SMX60_VFP[160] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 320 7.00 320 SMX60_VFP[7] VFDIV_VF vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 320 320.00 320 SMX60_VFP[320] VFDIV_VF vfdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VV vfmax.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMAX_VV vfmax.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMAX_VF vfmax.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMAX_VF vfmax.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VV vfmin.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMIN_VV vfmin.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMIN_VF vfmin.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMIN_VF vfmin.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VV vfmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSAC_VV vfmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSAC_VF vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSAC_VF vfmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VV vfmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSUB_VV vfmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMSUB_VF vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMUL_VF vfmul.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VF vfmul.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VF vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMACC_VF vfmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMACC_VV vfmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMACC_VV vfmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VF vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMADD_VF vfmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFMADD_VV vfmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMADD_VV vfmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: 1 1 1.00 1 SMX60_VIEU VFMV_F_S vfmv.f.s fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
@@ -2971,785 +2971,785 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 1 1.00 1 SMX60_VIEU VFMV_S_F vfmv.s.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMV_V_F vfmv.v.f v8, fs0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFMV_V_F vfmv.v.f v8, fs0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VF vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMACC_VF vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMACC_VV vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMACC_VV vfnmacc.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VF vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMADD_VF vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMADD_VV vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMADD_VV vfnmadd.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSAC_VF vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSAC_VV vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSAC_VV vfnmsac.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSUB_VF vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 5.00 8 SMX60_VFP[5] VFNMSUB_VV vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFNMSUB_VV vfnmsub.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 24 24.00 24 SMX60_VFP[24] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 48 48.00 48 SMX60_VFP[48] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 96 96.00 96 SMX60_VFP[96] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 12 7.00 12 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 24 7.00 24 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 24 24.00 24 SMX60_VFP[24] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 48 7.00 48 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 48 48.00 48 SMX60_VFP[48] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 96 7.00 96 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 96 96.00 96 SMX60_VFP[96] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 40 7.00 40 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 40 40.00 40 SMX60_VFP[40] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 80 7.00 80 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 80 80.00 80 SMX60_VFP[80] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 160 7.00 160 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 160 160.00 160 SMX60_VFP[160] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 320 7.00 320 SMX60_VFP[7] VFRDIV_VF vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: 1 320 320.00 320 SMX60_VFP[320] VFRDIV_VF vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFREC7_V vfrec7.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFREC7_V vfrec7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFRSQRT7_V vfrsqrt7.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFRSQRT7_V vfrsqrt7.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFRSUB_VF vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFRSUB_VF vfrsub.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 18 18.00 18 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 12 12.00 12 SMX60_VFP[12] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 36 18.00 36 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 24 24.00 24 SMX60_VFP[24] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 72 18.00 72 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 48 48.00 48 SMX60_VFP[48] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 144 18.00 144 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 96 96.00 96 SMX60_VFP[96] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 38 18.00 38 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 40 40.00 40 SMX60_VFP[40] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 38 18.00 38 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 40 40.00 40 SMX60_VFP[40] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 76 18.00 76 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 80 80.00 80 SMX60_VFP[80] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 152 18.00 152 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 160 160.00 160 SMX60_VFP[160] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 304 18.00 304 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 320 320.00 320 SMX60_VFP[320] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 40 18.00 40 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 40 40.00 40 SMX60_VFP[40] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 80 18.00 80 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 80 80.00 80 SMX60_VFP[80] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 160 18.00 160 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 160 160.00 160 SMX60_VFP[160] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 320 18.00 320 SMX60_VFP[18] VFSQRT_V vfsqrt.v v8, v8
+# CHECK-NEXT: 1 320 320.00 320 SMX60_VFP[320] VFSQRT_V vfsqrt.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJN_VF vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJN_VV vfneg.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJN_VV vfneg.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJ_VF vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJ_VV vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJ_VV vfsgnj.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJX_VF vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFSGNJX_VV vfabs.v v8, v8
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VF vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 8.00 5 SMX60_VFP[8] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 3.00 5 SMX60_VFP[3] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 3.00 5 SMX60_VFP[3] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 3.00 5 SMX60_VFP[3] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMUL_VV vfwmul.vv v8, v16, v24
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK: Resources:
# CHECK-NEXT: [0] - SMX60_FP
@@ -3763,1000 +3763,1000 @@ vfwsub.wv v8, v16, v24
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 915.00 - - - 4125.00 30.00 -
+# CHECK-NEXT: - 915.00 - - - 8843.00 30.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfeq.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfeq.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfeq.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfge.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfge.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfgt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfgt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfle.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfle.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmflt.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmflt.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 18.00 - - vmfne.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vmfne.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 18.00 - - vmfne.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfadd.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfadd.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfclass.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfclass.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 12.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 12.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 12.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 24.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 48.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 96.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 40.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 40.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 80.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 160.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 320.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 40.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 80.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 160.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 320.00 - - vfdiv.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 24.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 48.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 96.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 24.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 48.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 96.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 40.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 80.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 160.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 320.00 - - vfdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmax.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmax.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmax.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmin.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmin.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmin.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfmul.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - - 1.00 - vfmv.f.s fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -4818,782 +4818,782 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: - - - - - - 1.00 - vfmv.s.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 2.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 8.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 16.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 1.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 2.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 8.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 16.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 2.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 8.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmv.v.f v8, fs0
+# CHECK-NEXT: - - - - - 16.00 - - vfmv.v.f v8, fs0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmacc.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmacc.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmacc.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmadd.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmadd.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmadd.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsac.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsac.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsac.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vf v8, fs0, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 5.00 - - vfnmsub.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfnmsub.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 24.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 48.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 96.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 12.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 24.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 48.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 96.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 40.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 80.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 160.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 7.00 - - vfrdiv.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 320.00 - - vfrdiv.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrec7.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfrec7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsqrt7.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfrsqrt7.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfrsub.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfrsub.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 12.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 12.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 12.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 24.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 48.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 96.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 40.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 40.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 80.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 160.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 320.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 40.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 80.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 160.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 18.00 - - vfsqrt.v v8, v8
+# CHECK-NEXT: - - - - - 320.00 - - vfsqrt.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjn.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnjn.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfneg.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfneg.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnj.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnj.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnj.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfsgnjx.vf v8, v8, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfsgnjx.vf v8, v8, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 1.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 2.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 8.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfabs.v v8, v8
+# CHECK-NEXT: - - - - - 16.00 - - vfabs.v v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 16.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 16.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 16.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 16.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 3.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 3.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 3.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwmul.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 5.00 - - vfwmul.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 16.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 16.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 2.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 8.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 16.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 1.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 16.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 2.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 8.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 16.00 - - vfwsub.wv v8, v16, v24
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-permutation.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-permutation.s
index 4e6a3d0f1c84b..0e5a5eced6ef3 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-permutation.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-permutation.s
@@ -2252,35 +2252,35 @@ vfslide1up.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 16 4.00 16 SMX60_VIEU[4] VMERGE_VXM vmerge.vxm v8, v8, t5, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 8 4.00 8 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: 1 16 4.00 16 SMX60_VFP[4] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFMERGE_VFM vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: 1 1 1.00 1 SMX60_VFP VFSLIDE1DOWN_VF vfslide1down.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
@@ -2354,7 +2354,7 @@ vfslide1up.vf v8, v16, ft0
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 572.00 - - - 90.00 923.00 -
+# CHECK-NEXT: - 572.00 - - - 123.00 923.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
@@ -3413,35 +3413,35 @@ vfslide1up.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: - - - - - - 4.00 - vmerge.vxm v8, v8, t5, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 2.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 8.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 16.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 1.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 2.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 8.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 16.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 2.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 8.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmerge.vfm v8, v8, ft0, v0
+# CHECK-NEXT: - - - - - 16.00 - - vfmerge.vfm v8, v8, ft0, v0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 1.00 - - vfslide1down.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
>From b206ab3565bd14a0ec32e90bccff26ef22d6f9db Mon Sep 17 00:00:00 2001
From: "Mikhail R. Gadelha" <mikhail at igalia.com>
Date: Thu, 7 Aug 2025 18:51:16 -0300
Subject: [PATCH 4/4] Update ReleaseAtCycles from camel cdr data
Signed-off-by: Mikhail R. Gadelha <mikhail at igalia.com>
---
.../lib/Target/RISCV/RISCVSchedSpacemitX60.td | 101 +++++---
.../llvm-mca/RISCV/SpacemitX60/rvv-fma.s | 144 +++++------
.../tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s | 226 +++++++++---------
3 files changed, 256 insertions(+), 215 deletions(-)
diff --git a/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td b/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
index 894c5ed5e1a13..3774773dbb87d 100644
--- a/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
+++ b/llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td
@@ -104,6 +104,11 @@ class Get461018Latency<string mx> {
int c = GetLMULValue<[/*MF8=*/4, /*MF4=*/4, /*MF2=*/4, /*M1=*/4, /*M2=*/6, /*M4=*/10, /*M8=*/18], mx>.c;
}
+// Used for: FP FMA operations, complex FP ops
+class Get6678Latency<string mx> {
+ int c = GetLMULValue<[/*MF8=*/6, /*MF4=*/6, /*MF2=*/6, /*M1=*/6, /*M2=*/6, /*M4=*/7, /*M8=*/8], mx>.c;
+}
+
//===----------------------------------------------------------------------===//
class SMX60IsWorstCaseMX<string mx, list<string> MxList> {
@@ -541,7 +546,9 @@ foreach mx = SchedMxListF in {
foreach sew = SchedSEWSet<mx, isF=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, isF=1>.c;
- let Latency = Get458Latency<mx>.c, ReleaseAtCycles = [GetOneM1AndDouble<mx>.c] in {
+ defvar VFALULat = Get4458Latency<mx>.c;
+ defvar VFALUOcc = ConstOneUntilM1ThenDouble<mx>.c;
+ let Latency = VFALULat, ReleaseAtCycles = [VFALUOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFALUV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFALUF", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFMinMaxV", [SMX60_VFP], mx, sew, IsWorstCase>;
@@ -549,13 +556,19 @@ foreach mx = SchedMxListF in {
}
// Slightly increased latency for sew == 64
- defvar VFMulLatency = !if(!eq(sew, 64), Get5558Latency<mx>.c, Get458Latency<mx>.c);
- let Latency = VFMulLatency, ReleaseAtCycles = [GetOneM1AndDouble<mx>.c] in {
+ defvar VFMulVLatAndOcc = !if(!eq(sew, 64), ConstValueUntilLMULThenDoubleBase<"M8", 5, 8, mx>.c,
+ Get4458Latency<mx>.c);
+ let Latency = VFMulVLatAndOcc, ReleaseAtCycles = [VFMulVLatAndOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
+ }
+ // VFMulF has the same latency as VFMulV, but slighlty lower ReleaseAtCycles
+ let Latency = VFMulVLatAndOcc, ReleaseAtCycles = [ConstOneUntilM1ThenDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFMulF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
- let Latency = Get4816Latency<mx>.c, ReleaseAtCycles = [GetOneMF2AndDouble<mx>.c] in {
+ defvar VFSgnjLat = ConstValueUntilLMULThenDouble<"M2", 4, mx>.c;
+ defvar VFSgnjOcc = ConstOneUntilMF2ThenDouble<mx>.c;
+ let Latency = VFSgnjLat, ReleaseAtCycles = [VFSgnjOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFRecpV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFSgnjV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFSgnjF", [SMX60_VFP], mx, sew, IsWorstCase>;
@@ -565,9 +578,12 @@ foreach mx = SchedMxListF in {
// The following covers vfmacc, vfmsac, and their vfn* variants in the same group, but the
// ReleaseAtCycles takes one extra cycle for the vfn* variants.
// TODO: Should we split them?
- // TODO: for some reason, the following cond is not working, and always use Get5558Latency
- defvar VFMulAddLatency = !if(!eq(sew, 64), Get6678Latency<mx>.c, Get5558Latency<mx>.c);
- let Latency = VFMulAddLatency, ReleaseAtCycles = [GetOneM1AndDouble<mx>.c] in {
+ // TODO: for some reason, the following cond is not working, and always use ConstValueUntilLMULThenDoubleBase<"M4", 5, 8, mx>.c
+ defvar VFMulAddLatency = !if(!eq(sew, 64),
+ Get6678Latency<mx>.c,
+ ConstValueUntilLMULThenDoubleBase<"M8", 5, 8, mx>.c
+ );
+ let Latency = VFMulAddLatency, ReleaseAtCycles = [ConstOneUntilM1ThenDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFMulAddV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFMulAddF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
@@ -578,13 +594,18 @@ foreach mx = SchedMxList in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxList>.c;
// Slightly increased ReleaseAtCycles for M8: 18
- defvar VFCmpOcc = !if(!eq(mx, "M8"), !add(GetOneMF2AndDouble<mx>.c, 2), GetOneMF2AndDouble<mx>.c);
+ defvar VFCmpOcc = !if(!eq(mx, "M8"),
+ !add(ConstOneUntilMF2ThenDouble<mx>.c, 2),
+ ConstOneUntilMF2ThenDouble<mx>.c
+ );
let Latency = Get461018Latency<mx>.c, ReleaseAtCycles = [VFCmpOcc] in {
defm "" : LMULWriteResMX<"WriteVFCmpV", [SMX60_VFP], mx, IsWorstCase>;
defm "" : LMULWriteResMX<"WriteVFCmpF", [SMX60_VFP], mx, IsWorstCase>;
}
- let Latency = Get4816Latency<mx>.c, ReleaseAtCycles = [GetOneMF2AndDouble<mx>.c] in {
+ defvar VFClassLat = ConstValueUntilLMULThenDouble<"M2", 4, mx>.c;
+ defvar VFClassOcc = ConstOneUntilMF2ThenDouble<mx>.c;
+ let Latency = VFClassLat, ReleaseAtCycles = [VFClassOcc] in {
defm "" : LMULWriteResMX<"WriteVFClassV", [SMX60_VFP], mx, IsWorstCase>;
defm "" : LMULWriteResMX<"WriteVFMergeV", [SMX60_VFP], mx, IsWorstCase>;
defm "" : LMULWriteResMX<"WriteVFMovV", [SMX60_VFP], mx, IsWorstCase>;
@@ -597,7 +618,9 @@ foreach mx = SchedMxListW in {
foreach sew = SchedSEWSet<mx, isF=0, isWidening=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListW>.c;
- let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
+ defvar VFWCvtILat = ConstValueUntilLMULThenDouble<"M1", 4, mx>.c;
+ defvar VFWCvtIOcc = ConstOneUntilMF4ThenDouble<mx>.c;
+ let Latency = VFWCvtILat, ReleaseAtCycles = [VFWCvtIOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
}
@@ -606,7 +629,9 @@ foreach mx = SchedMxListW in {
foreach mx = SchedMxListFW in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxListFW>.c;
- let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
+ defvar VFWCvtFToIVLat = ConstValueUntilLMULThenDouble<"M1", 4, mx>.c;
+ defvar VFWCvtFToIVOcc = ConstOneUntilMF4ThenDouble<mx>.c;
+ let Latency = VFWCvtFToIVLat, ReleaseAtCycles = [VFWCvtFToIVOcc] in {
defm "" : LMULWriteResMX<"WriteVFWCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
}
}
@@ -615,36 +640,48 @@ foreach mx = SchedMxListFW in {
foreach sew = SchedSEWSet<mx, isF=1, isWidening=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListFW, isF=1>.c;
- let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
+ defvar VFWCvtFToFVLat = ConstValueUntilLMULThenDouble<"M1", 4, mx>.c;
+ defvar VFWCvtFToFVOcc = ConstOneUntilMF4ThenDouble<mx>.c;
+ let Latency = VFWCvtFToFVLat, ReleaseAtCycles = [VFWCvtFToFVOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWCvtFToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
- let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
- // Latency for vfwsub/vfwadd.vv, vfwsub/vfwadd.vf: 4/4/4/5/8
- // Latency for vfwsub/vfwadd.wv, vfwsub/vfwadd.wf: 5/5/5/9/17
- // ReleaseAtCycles for vfwsub/vfwadd.vv, vfwsub/vfwadd.vf: 1/1/2/4/8
- // ReleaseAtCycles for vfwsub/vfwadd.wv, vfwsub/vfwadd.wf: 1/2/4/8/17
- // TODO: Split .wf/.wv variants into separate scheduling classes
+ // Latency for vfwsub/vfwadd.vv, vfwsub/vfwadd.vf: 4/4/4/5/8
+ // ReleaseAtCycles for vfwsub/vfwadd.vv, vfwsub/vfwadd.vf: 1/1/2/4/8
+ // Latency for vfwsub/vfwadd.wv, vfwsub/vfwadd.wf: 5/5/5/9/17
+ // ReleaseAtCycles for vfwsub/vfwadd.wv, vfwsub/vfwadd.wf: 1/2/4/8/17
+ // We use the worst-case
+ defvar VFWALULat = !add(ConstValueUntilLMULThenDouble<"M1", 4, mx>.c, 1); // 5/5/9/17
+ defvar VFWALUOcc = !if(!eq(mx, "M4"),
+ !add(ConstOneUntilMF4ThenDouble<mx>.c, 1), // 2/4/8/17
+ ConstOneUntilMF4ThenDouble<mx>.c
+ );
+ // TODO: Split .wf/.wv variants into separate scheduling classes
+ let Latency = VFWALULat, ReleaseAtCycles = [VFWALUOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWALUV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFWALUF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
- let Latency = Get4588Latency<mx>.c, ReleaseAtCycles = [GetOneMF2AndDouble<mx>.c] in {
+ let Latency = Get4588Latency<mx>.c, ReleaseAtCycles = [ConstOneUntilMF2ThenDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
// Slightly increased latency for SEW == 32
defvar VFWMullOcc = !if(!eq(sew, 32),
- !add(GetDoublingValueFromLMUL<"M2", 2, mx>.c, 1), // 1/3/5/9
- GetOneMF2AndDouble<mx>.c
+ !add(ConstValueUntilLMULThenDouble<"M2", 2, mx>.c, 1), // 1/3/5/9
+ ConstOneUntilMF2ThenDouble<mx>.c
);
- let Latency = Get5558Latency<mx>.c, ReleaseAtCycles = [VFWMullOcc] in {
+ defvar VFWMulVLat = ConstValueUntilLMULThenDoubleBase<"M8", 5, 8, mx>.c;
+ let Latency = VFWMulVLat, ReleaseAtCycles = [VFWMullOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
- // Pattern for vfwmacc, vfwnmacc, etc: e16 = 5/5/5/8; e32 = 6/6/7/8
- // Use existing 6,6,7,8 as close approximation
- let Latency = Get6678Latency<mx>.c, ReleaseAtCycles = [GetOneMF2AndDouble<mx>.c] in {
+ // Latency for vfwmacc, vfwnmacc, etc: e16 = 5/5/5/8; e32 = 6/6/7/8
+ defvar VFWMulAddVLat = !if(!eq(sew, 16),
+ ConstValueUntilLMULThenDoubleBase<"M4", 5, 8, mx>.c,
+ Get6678Latency<mx>.c
+ );
+ let Latency = VFWMulAddVLat, ReleaseAtCycles = [ConstOneUntilMF2ThenDouble<mx>.c] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulAddV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFWMulAddF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
@@ -655,7 +692,9 @@ foreach mx = SchedMxListFW in {
foreach mx = SchedMxListW in {
defvar IsWorstCase = SMX60IsWorstCaseMX<mx, SchedMxListW>.c;
- let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
+ defvar VFNCvtFToIVLat = ConstValueUntilLMULThenDouble<"M1", 4, mx>.c;
+ defvar VFNCvtFToIVOcc = ConstOneUntilMF4ThenDouble<mx>.c;
+ let Latency = VFNCvtFToIVLat, ReleaseAtCycles = [VFNCvtFToIVOcc] in {
defm "" : LMULWriteResMX<"WriteVFNCvtFToIV", [SMX60_VFP], mx, IsWorstCase>;
}
}
@@ -664,7 +703,9 @@ foreach mx = SchedMxListFW in {
foreach sew = SchedSEWSet<mx, isF=1, isWidening=1>.val in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListFW, isF=1>.c;
- let Latency = !mul(GetOneM1AndDouble<mx>.c, 4), ReleaseAtCycles = [GetOneMF4AndDouble<mx>.c] in {
+ defvar VFNCvtToFVLat = ConstValueUntilLMULThenDouble<"M1", 4, mx>.c;
+ defvar VFNCvtToFVOcc = ConstOneUntilMF4ThenDouble<mx>.c;
+ let Latency = VFNCvtToFVLat, ReleaseAtCycles = [VFNCvtToFVOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFNCvtIToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
defm "" : LMULSEWWriteResMXSEW<"WriteVFNCvtFToFV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
@@ -682,13 +723,13 @@ foreach mx = SchedMxListF in {
// We use the worst-case, vfdiv.vf is penalized in e64
// TODO: split vfdiv.vf and vfrdiv.vf into separate scheduling classes
defvar VFDivFFactor = !if(!eq(sew, 64), 40, 12);
- defvar VFDivFLatAndOcc = !mul(GetOneM1AndDouble<mx>.c, VFDivFFactor);
+ defvar VFDivFLatAndOcc = !mul(ConstOneUntilM1ThenDouble<mx>.c, VFDivFFactor);
let Latency = VFDivFLatAndOcc, ReleaseAtCycles = [VFDivFLatAndOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFDivF", [SMX60_VFP], mx, sew, IsWorstCase>;
}
defvar VFDivVFactor = !if(!eq(sew, 16), 12, 40);
- defvar VFDivVLatAndOcc = !mul(GetOneM1AndDouble<mx>.c, VFDivVFactor);
+ defvar VFDivVLatAndOcc = !mul(ConstOneUntilM1ThenDouble<mx>.c, VFDivVFactor);
let Latency = VFDivVLatAndOcc, ReleaseAtCycles = [VFDivVLatAndOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFDivV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
@@ -701,7 +742,7 @@ foreach mx = SchedMxListF in {
defvar IsWorstCase = SMX60IsWorstCaseMXSEW<mx, sew, SchedMxListF, 1>.c;
defvar VFSqrtVFactor = !if(!eq(sew, 16), 12, 40);
- defvar VFSqrtVLatAndOcc = !mul(GetOneM1AndDouble<mx>.c, VFSqrtVFactor);
+ defvar VFSqrtVLatAndOcc = !mul(ConstOneUntilM1ThenDouble<mx>.c, VFSqrtVFactor);
let Latency = VFSqrtVLatAndOcc, ReleaseAtCycles = [VFSqrtVLatAndOcc] in {
defm "" : LMULSEWWriteResMXSEW<"WriteVFSqrtV", [SMX60_VFP], mx, sew, IsWorstCase>;
}
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
index 9d23fbaa72627..cbc2580f697c7 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fma.s
@@ -1317,149 +1317,149 @@ vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 8 4.00 8 SMX60_VIEU[4] VWMACCUS_VX vwmaccus.vx v8, a6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMACC_VF vfwmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMACC_VF vfwmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMACC_VV vfwmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMACC_VV vfwmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMSAC_VF vfwmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWMSAC_VV vfwmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWMSAC_VV vfwmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWNMACC_VF vfwnmacc.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWNMACC_VV vfwnmacc.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWNMSAC_VF vfwnmsac.vf v8, fa6, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 6 1.00 6 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 6 2.00 6 SMX60_VFP[2] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 6 4.00 6 SMX60_VFP[4] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 7 8.00 7 SMX60_VFP[8] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
+# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWNMSAC_VV vfwnmsac.vv v8, v16, v24
# CHECK: Resources:
# CHECK-NEXT: [0] - SMX60_FP
diff --git a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
index 5dfe6e409b89f..f289f89a7a723 100644
--- a/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
+++ b/llvm/test/tools/llvm-mca/RISCV/SpacemitX60/rvv-fp.s
@@ -2731,33 +2731,33 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMSUB_VF vfmsub.vf v8, fs0, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m8, tu, mu
# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m8, tu, mu
# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFMUL_VV vfmul.vv v8, v8, v8
+# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFMUL_VV vfmul.vv v8, v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
@@ -3571,77 +3571,77 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFSGNJX_VV vfabs.v v8, v8
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_VF vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWADD_VF vfwadd.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_VV vfwadd.vv v8, v16, v24
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWADD_VV vfwadd.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_WF vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWADD_WF vfwadd.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWADD_WV vfwadd.wv v8, v16, v24
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWADD_WV vfwadd.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWMUL_VF vfwmul.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
@@ -3679,77 +3679,77 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: 1 5 5.00 5 SMX60_VFP[5] VFWMUL_VV vfwmul.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_VF vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWSUB_VF vfwsub.vf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_VV vfwsub.vv v8, v16, v24
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWSUB_VV vfwsub.vv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_WF vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWSUB_WF vfwsub.wf v8, v16, ft0
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: 1 4 1.00 4 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 5 1.00 5 SMX60_VFP VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: 1 4 2.00 4 SMX60_VFP[2] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 5 2.00 5 SMX60_VFP[2] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: 1 4 4.00 4 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 5 4.00 5 SMX60_VFP[4] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: 1 8 8.00 8 SMX60_VFP[8] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 9 8.00 9 SMX60_VFP[8] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK-NEXT: 1 1 1.00 U 1 SMX60_IEU,SMX60_IEUA VSETVLI vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: 1 16 16.00 16 SMX60_VFP[16] VFWSUB_WV vfwsub.wv v8, v16, v24
+# CHECK-NEXT: 1 17 17.00 17 SMX60_VFP[17] VFWSUB_WV vfwsub.wv v8, v16, v24
# CHECK: Resources:
# CHECK-NEXT: [0] - SMX60_FP
@@ -3763,7 +3763,7 @@ vfwsub.wv v8, v16, v24
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6]
-# CHECK-NEXT: - 915.00 - - - 8843.00 30.00 -
+# CHECK-NEXT: - 915.00 - - - 8888.00 30.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3.0] [3.1] [4] [5] [6] Instructions:
@@ -4578,33 +4578,33 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfmsub.vf v8, fs0, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
-# CHECK-NEXT: - - - - - 2.00 - - vfmul.vv v8, v8, v8
-# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
+# CHECK-NEXT: - - - - - 5.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m8, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
-# CHECK-NEXT: - - - - - 2.00 - - vfmul.vv v8, v8, v8
-# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
+# CHECK-NEXT: - - - - - 5.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m8, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m1, tu, mu
-# CHECK-NEXT: - - - - - 1.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m2, tu, mu
-# CHECK-NEXT: - - - - - 2.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m4, tu, mu
-# CHECK-NEXT: - - - - - 4.00 - - vfmul.vv v8, v8, v8
+# CHECK-NEXT: - - - - - 5.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e64, m8, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfmul.vv v8, v8, v8
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
@@ -5426,7 +5426,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 17.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
@@ -5434,7 +5434,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwadd.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 17.00 - - vfwadd.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -5444,7 +5444,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 17.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
@@ -5452,7 +5452,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwadd.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 17.00 - - vfwadd.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -5462,7 +5462,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 17.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
@@ -5470,7 +5470,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwadd.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 17.00 - - vfwadd.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -5480,7 +5480,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 17.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
@@ -5488,7 +5488,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwadd.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 17.00 - - vfwadd.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 1.00 - - vfwmul.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -5534,7 +5534,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 17.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
@@ -5542,7 +5542,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwsub.vf v8, v16, ft0
+# CHECK-NEXT: - - - - - 17.00 - - vfwsub.vf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -5552,7 +5552,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 17.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
@@ -5560,7 +5560,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwsub.vv v8, v16, v24
+# CHECK-NEXT: - - - - - 17.00 - - vfwsub.vv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -5570,7 +5570,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 17.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
@@ -5578,7 +5578,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwsub.wf v8, v16, ft0
+# CHECK-NEXT: - - - - - 17.00 - - vfwsub.wf v8, v16, ft0
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, mf4, tu, mu
@@ -5588,7 +5588,7 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e16, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 17.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, mf2, tu, mu
# CHECK-NEXT: - - - - - 2.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m1, tu, mu
@@ -5596,4 +5596,4 @@ vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m2, tu, mu
# CHECK-NEXT: - - - - - 8.00 - - vfwsub.wv v8, v16, v24
# CHECK-NEXT: - 1.00 - - - - - - vsetvli t3, zero, e32, m4, tu, mu
-# CHECK-NEXT: - - - - - 16.00 - - vfwsub.wv v8, v16, v24
+# CHECK-NEXT: - - - - - 17.00 - - vfwsub.wv v8, v16, v24
More information about the llvm-commits
mailing list