[llvm] [RISCV] Add packw+packh isel pattern for unaligned loads on RV64. (PR #152095)

[Craig Topper via llvm-commits]

topperc wrote:

This pattern isn't valid. We don't know that we can sign extend into bits 63:32.

https://github.com/llvm/llvm-project/pull/152095