[llvm] [SelectionDAG] Move VSelect sign pattern check from AArch64 to general SelectionDAG (PR #151840)

via llvm-commits llvm-commits at lists.llvm.org
Sun Aug 3 11:23:20 PDT 2025

Previous message: [llvm] [SelectionDAG] Move VSelect sign pattern check from AArch64 to general SelectionDAG (PR #151840)
Next message: [llvm] [ARM] Port shouldBeAdjustedToZero to ARM (PR #147565)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

AZero13 wrote:

Do I have to check that the operation is legal too or no?

https://github.com/llvm/llvm-project/pull/151840

Previous message: [llvm] [SelectionDAG] Move VSelect sign pattern check from AArch64 to general SelectionDAG (PR #151840)
Next message: [llvm] [ARM] Port shouldBeAdjustedToZero to ARM (PR #147565)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list