[llvm] [AArch64][ISel] Subvector extracts can use undef for second EXT input (PR #151729)

Gaëtan Bossu via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 1 10:01:25 PDT 2025

Previous message: [llvm] [AArch64][ISel] Subvector extracts can use undef for second EXT input (PR #151729)
Next message: [llvm] d28bb1f - [AMDGPU] Ensure non-reserved CSR spilled regs are live-in (#146427)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/gbossu edited https://github.com/llvm/llvm-project/pull/151729

Previous message: [llvm] [AArch64][ISel] Subvector extracts can use undef for second EXT input (PR #151729)
Next message: [llvm] d28bb1f - [AMDGPU] Ensure non-reserved CSR spilled regs are live-in (#146427)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list