[llvm] [RISCV] Remove fixed vector constraint on masked interleave costing (PR #150624)

Luke Lau via llvm-commits llvm-commits at lists.llvm.org
Thu Jul 31 00:18:24 PDT 2025

Previous message: [llvm] 740758a - [X86][APX] Combine `xor .., -1` into Cload/Cstore conditions (#151457)
Next message: [llvm] [Offload] Fix PowerPC builds that pass -mcpu (PR #138327)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/lukel97 approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/150624

Previous message: [llvm] 740758a - [X86][APX] Combine `xor .., -1` into Cload/Cstore conditions (#151457)
Next message: [llvm] [Offload] Fix PowerPC builds that pass -mcpu (PR #138327)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list