[llvm] [AArch64] Keep floating-point conversion in SIMD (PR #147707)

Paul Walker via llvm-commits llvm-commits at lists.llvm.org
Tue Jul 29 07:53:45 PDT 2025

Previous message: [llvm] [RISCV] Rewrite deinterleave load as vlse optimization as DAG combine (PR #150049)
Next message: [llvm] [AArch64] Keep floating-point conversion in SIMD (PR #147707)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/paulwalker-arm edited https://github.com/llvm/llvm-project/pull/147707

Previous message: [llvm] [RISCV] Rewrite deinterleave load as vlse optimization as DAG combine (PR #150049)
Next message: [llvm] [AArch64] Keep floating-point conversion in SIMD (PR #147707)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list