[llvm] [AMDGPU] Extending wave reduction intrinsics to support `i64` types. (PR #150169)

via llvm-commits llvm-commits at lists.llvm.org
Sun Jul 27 23:04:40 PDT 2025

Previous message: [llvm] [AMDGPU] Extending wave reduction intrinsics to support `i64` types. (PR #150169)
Next message: [llvm] [AArch64][Machine-Combiner] Split loads into lanes of neon vectors into multiple vectors when possible (PR #142941)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

easyonaadit wrote:

If needed, I could split this patch into arithmetic, bitwise and comparison ops for ease of review.

https://github.com/llvm/llvm-project/pull/150169

Previous message: [llvm] [AMDGPU] Extending wave reduction intrinsics to support `i64` types. (PR #150169)
Next message: [llvm] [AArch64][Machine-Combiner] Split loads into lanes of neon vectors into multiple vectors when possible (PR #142941)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list