[llvm] [RISCV] add load/store misched/PostRA subtarget features (PR #149409)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Sun Jul 27 20:18:03 PDT 2025

Previous message: [llvm] [RISCV] add load/store misched/PostRA subtarget features (PR #149409)
Next message: [llvm] [AMDGPU][True16][MC] vinterp opsel in asm (PR #150315)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/wangpc-pp approved this pull request.

LGTM.

https://github.com/llvm/llvm-project/pull/149409

Previous message: [llvm] [RISCV] add load/store misched/PostRA subtarget features (PR #149409)
Next message: [llvm] [AMDGPU][True16][MC] vinterp opsel in asm (PR #150315)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list