[llvm] [RISCV] Rewrite deinterleave load as vlse optimization as DAG combine (PR #150049)

[Philip Reames via llvm-commits]

preames wrote:

JFYI, starting to reworking the tests to remove the stray updates.  I'll note once that's complete.

https://github.com/llvm/llvm-project/pull/150049