[llvm] [LLVM][CodeGen][SVE] Don't combine shifts at the expense of addressing modes. (PR #149873)

[Ricardo Jesus via llvm-commits]

================
@@ -18011,9 +18011,10 @@ bool AArch64TargetLowering::shouldFoldConstantShiftPairToMask(
       if (auto ShouldADD = *N->user_begin();
           ShouldADD->getOpcode() == ISD::ADD && ShouldADD->hasOneUse()) {
         if (auto ShouldLOAD = dyn_cast<LoadSDNode>(*ShouldADD->user_begin())) {
-          unsigned ByteVT = ShouldLOAD->getMemoryVT().getSizeInBits() / 8;
+          unsigned ByteVT = ShouldLOAD->getMemoryVT().getScalarSizeInBits() / 8;
----------------
rj-jesus wrote:

This may regress cases such as [this](https://godbolt.org/z/4jdKP3aeG), although I think these aren't very likely?

https://github.com/llvm/llvm-project/pull/149873