[llvm] [WIP][AMDGPU][MC] Support 128b rsrc reg in mimg instructions (PR #139121)

Jun Wang via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 21 10:17:19 PDT 2025

Previous message: [llvm] [RISCV][VLOPT][WIP] Added support for vmv.s.x and vfmv.s.f (PR #149562)
Next message: [llvm] [X86] isGuaranteedNotToBeUndefOrPoisonForTargetNode - X86ISD::GlobalBaseReg and X86ISD::Wrapper/WrapperRIP nodes are never poison (PR #149854)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jwanggit86 wrote:

@Sisyph @rampitec ping.

https://github.com/llvm/llvm-project/pull/139121

Previous message: [llvm] [RISCV][VLOPT][WIP] Added support for vmv.s.x and vfmv.s.f (PR #149562)
Next message: [llvm] [X86] isGuaranteedNotToBeUndefOrPoisonForTargetNode - X86ISD::GlobalBaseReg and X86ISD::Wrapper/WrapperRIP nodes are never poison (PR #149854)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list