[llvm] [RISCV] Separate the analysis part of RISCVInsertVSETVLI. (PR #149574)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 21 01:37:46 PDT 2025

Previous message: [llvm] [Offload] Verify SyncCycle for events in AMDGPU (PR #149524)
Next message: [llvm] [RISCV] Separate the analysis part of RISCVInsertVSETVLI. (PR #149574)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

wangpc-pp wrote:

You need to update O0/O3-pipeline.ll.

https://github.com/llvm/llvm-project/pull/149574

Previous message: [llvm] [Offload] Verify SyncCycle for events in AMDGPU (PR #149524)
Next message: [llvm] [RISCV] Separate the analysis part of RISCVInsertVSETVLI. (PR #149574)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list