[llvm] [AMDGPU] Ensure non-reserved CSR spilled regs are live-in (PR #146427)

via llvm-commits llvm-commits at lists.llvm.org
Thu Jul 17 12:02:46 PDT 2025


================
@@ -0,0 +1,126 @@
+; Just ensure that llc -O1 does not error out
+; RUN: llc -O1 -mtriple=amdgcn-amd-amdhsa -mcpu=gfx908 -verify-machineinstrs %s -o - &>/dev/null
----------------
macurtis-amd wrote:

> Should drop the -verify-machineinstrs, check the output, and still try to make a synthetic test

@arsenm I decided to create an mir test instead, which reduced fairly nicely IMO and is more targeted to the (interdependent) codegen passes conspiring to produce the failure. Is this ok?

https://github.com/llvm/llvm-project/pull/146427


More information about the llvm-commits mailing list