[llvm] [RISCV][FPEnv] Lowering of fpmode intrinsics (PR #148569)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff HEAD~1 HEAD --extensions cpp,h -- llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h llvm/lib/Target/RISCV/RISCVISelLowering.cpp llvm/lib/Target/RISCV/RISCVISelLowering.h
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h b/llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h
index 29261ccb3..18b28f552 100644
--- a/llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h
+++ b/llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h
@@ -497,12 +497,12 @@ inline static bool isValidRoundingMode(unsigned Mode) {
 
 namespace RISCVExceptFlags {
 enum ExceptionFlag {
-  NX = 0x01,  // Inexact
-  UF = 0x02,  // Underflow
-  OF = 0x04,  // Overflow
-  DZ = 0x08,  // Divide by zero
-  NV = 0x10,  // Invalid operation
-  ALL = 0x1F  // Mask for all accrued exception flags
+  NX = 0x01, // Inexact
+  UF = 0x02, // Underflow
+  OF = 0x04, // Overflow
+  DZ = 0x08, // Divide by zero
+  NV = 0x10, // Invalid operation
+  ALL = 0x1F // Mask for all accrued exception flags
 };
 }
 

``````````

</details>


https://github.com/llvm/llvm-project/pull/148569