[llvm] [AMDGPU] Ensure non-reserved CSR spilled regs are live-in (PR #146427)

[Shilei Tian via llvm-commits]

================
@@ -0,0 +1,126 @@
+; Just ensure that llc -O1 does not error out
+; RUN: llc -O1 -mtriple=amdgcn-amd-amdhsa -mcpu=gfx908 -verify-machineinstrs %s -o - &>/dev/null
----------------
shiltian wrote:

The failure in the description seems to be only observed in machine instruction verification?

https://github.com/llvm/llvm-project/pull/146427