[llvm] [AMDGPU] Create hi-half of 64-bit ashr with mov of -1 (PR #146569)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 2 02:31:08 PDT 2025
================
@@ -0,0 +1,102 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
+; RUN: llc -mtriple=amdgcn-amd-amdpal -mcpu=gfx900 < %s | FileCheck %s
----------------
arsenm wrote:
Because amdhsa errors on the shader calling conventions but it's useful to use them for the return in SGPRs
https://github.com/llvm/llvm-project/pull/146569
More information about the llvm-commits
mailing list