[llvm] [AMDGPU] Create hi-half of 64-bit ashr with mov of -1 (PR #146569)

[Shilei Tian via llvm-commits]

================
@@ -0,0 +1,102 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
+; RUN: llc -mtriple=amdgcn-amd-amdpal -mcpu=gfx900 < %s | FileCheck %s
----------------
shiltian wrote:

why pal?

https://github.com/llvm/llvm-project/pull/146569