[llvm] [RISCV] Add ISel pattern for generating QC_BREV32 (PR #145288)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 23 08:37:08 PDT 2025

Previous message: [llvm] [RISCV] Add ISel pattern for generating QC_BREV32 (PR #145288)
Next message: [llvm] [WIP][LV][VPlan] For reverse iterative continuous load and store access, use unit load/store (PR #130032)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/145288

Previous message: [llvm] [RISCV] Add ISel pattern for generating QC_BREV32 (PR #145288)
Next message: [llvm] [WIP][LV][VPlan] For reverse iterative continuous load and store access, use unit load/store (PR #130032)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list