[llvm] [RISCV] Add tune features for Andes 45 series cpus (PR #143899)

Jim Lin via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 12 21:27:50 PDT 2025


================
@@ -737,7 +742,8 @@ def ANDES_N45 : RISCVProcessorModel<"andes-n45",
                                      FeatureStdExtD,
                                      FeatureStdExtC,
                                      FeatureStdExtB,
-                                     FeatureVendorXAndesPerf]>;
+                                     FeatureVendorXAndesPerf],
+                                    Andes45TuneFeatures>;
----------------
tclin914 wrote:

> to match the indentation (also needed below)

I think the indentation is right. `Andes45TuneFeatures` isn't in the feature list.

https://github.com/llvm/llvm-project/pull/143899


More information about the llvm-commits mailing list