[llvm] [PowerPC][NFC] add a test case to check whether `mtvsrbmi` power10 instruction not used (PR #143956)
via llvm-commits
llvm-commits at lists.llvm.org
Thu Jun 12 12:59:24 PDT 2025
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-powerpc
Author: zhijian lin (diggerlin)
<details>
<summary>Changes</summary>
Verify whether the generated assembly for the following function includes the mtvsrbmi instruction.
vector unsigned char v00FF()
{
vector unsigned char x = { 0xFF, 0,0,0, 0,0,0,0, 0,0,0,0, 0,0,0,0 };
return x;
}
---
Full diff: https://github.com/llvm/llvm-project/pull/143956.diff
1 Files Affected:
- (added) llvm/test/CodeGen/PowerPC/mtvsrbmi.ll (+38)
``````````diff
diff --git a/llvm/test/CodeGen/PowerPC/mtvsrbmi.ll b/llvm/test/CodeGen/PowerPC/mtvsrbmi.ll
new file mode 100644
index 0000000000000..7b793c98a57a8
--- /dev/null
+++ b/llvm/test/CodeGen/PowerPC/mtvsrbmi.ll
@@ -0,0 +1,38 @@
+; Verify whether the generated assembly for the following function includes the mtvsrbmi instruction.
+; vector unsigned char v00FF()
+; {
+; vector unsigned char x = { 0xFF, 0,0,0, 0,0,0,0, 0,0,0,0, 0,0,0,0 };
+; return x;
+; }
+
+; RUN: llc < %s -ppc-asm-full-reg-names -mtriple=powerpc-ibm-aix -mcpu=pwr10 -verify-machineinstrs \
+; RUN: | FileCheck %s --check-prefix=CHECK
+
+define dso_local noundef range(i8 -1, 1) <16 x i8> @_Z5v00FFv() local_unnamed_addr {
+entry:
+ ret <16 x i8> <i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>
+}
+
+; CHECK: L..CPI0_0:
+; CHECK-NEXT: .byte 255 # 0xff
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+; CHECK-NEXT: .byte 0 # 0x0
+
+; CHECK: ._Z5v00FFv:
+; CHECK-NEXT: # %bb.0:
+; CHECK-NEXT: lwz r3, L..C0(r2)
+; CHECK-NEXT: lxv vs34, 0(r3)
+; CHECK-NEXT: blr
``````````
</details>
https://github.com/llvm/llvm-project/pull/143956
More information about the llvm-commits
mailing list