[compiler-rt] [llvm] [RISCV] Allocate feature bits for Zifencei and Zmmul (PR #143306)

Sam Elliott via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 9 15:01:50 PDT 2025

Previous message: [compiler-rt] [llvm] [RISCV] Allocate feature bits for Zifencei and Zmmul (PR #143306)
Next message: [llvm] 60cd76b - [CodeGen] Construct SmallVector with ArrayRef (NFC) (#143391)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/lenary approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/143306

Previous message: [compiler-rt] [llvm] [RISCV] Allocate feature bits for Zifencei and Zmmul (PR #143306)
Next message: [llvm] 60cd76b - [CodeGen] Construct SmallVector with ArrayRef (NFC) (#143391)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list