[llvm] [AArch64][InstCombine] Combine AES instructions with zero operands. (PR #142781)

Paul Walker via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 5 05:02:04 PDT 2025

Previous message: [llvm] [AArch64][InstCombine] Combine AES instructions with zero operands. (PR #142781)
Next message: [llvm] [AMDGPU] Use MachineRegisterInfo::def_instructions (NFC) (PR #142782)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/paulwalker-arm approved this pull request.


https://github.com/llvm/llvm-project/pull/142781

Previous message: [llvm] [AArch64][InstCombine] Combine AES instructions with zero operands. (PR #142781)
Next message: [llvm] [AMDGPU] Use MachineRegisterInfo::def_instructions (NFC) (PR #142782)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list