[llvm] [RISCV] Select unsigned bitfield insert for XAndesPerf (PR #142737)

[Pengcheng Wang via llvm-commits]

================
@@ -688,6 +688,23 @@ bool RISCVDAGToDAGISel::tryUnsignedBitfieldExtract(SDNode *Node, SDLoc DL,
   return true;
 }
 
+bool RISCVDAGToDAGISel::tryUnsignedBitfieldInsertInZero(SDNode *Node, SDLoc DL,
----------------
wangpc-pp wrote:

I think we can just inline this.

https://github.com/llvm/llvm-project/pull/142737