[llvm] [RISCV] Fix coalescing vsetvlis when AVL and vl registers are the same (PR #141941)

Min-Yih Hsu via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 3 16:53:00 PDT 2025

Previous message: [llvm] [RISCV] Fix coalescing vsetvlis when AVL and vl registers are the same (PR #141941)
Next message: [llvm] [RISCV] Fix coalescing vsetvlis when AVL and vl registers are the same (PR #141941)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/mshockwave commented:

generally LGTM w/ a minor comment

https://github.com/llvm/llvm-project/pull/141941

Previous message: [llvm] [RISCV] Fix coalescing vsetvlis when AVL and vl registers are the same (PR #141941)
Next message: [llvm] [RISCV] Fix coalescing vsetvlis when AVL and vl registers are the same (PR #141941)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list