[clang] [llvm] [RISCV] Add SiFive X390 processor definition (PR #142517)
Sam Elliott via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 2 21:29:23 PDT 2025
- Previous message: [llvm] [PowerPC10][XXEVAL] Exploit xxeval instruction for cases of the ternary(A,X, and(B,C)), ternary(A,X,B), ternary(A,X,C), ternary(A,X,xor(B,C)) forms. (PR #141733)
- Next message: [clang] [llvm] [RISCV] Add SiFive X390 processor definition (PR #142517)
- Messages sorted by:
[ date ]
[ thread ]
[ subject ]
[ author ]
lenary wrote:
I'm happy with this in that the test coverage looks adequate to me. I cannot really verify that the list of extensions are correct, but they look reasonable enough.
https://github.com/llvm/llvm-project/pull/142517
- Previous message: [llvm] [PowerPC10][XXEVAL] Exploit xxeval instruction for cases of the ternary(A,X, and(B,C)), ternary(A,X,B), ternary(A,X,C), ternary(A,X,xor(B,C)) forms. (PR #141733)
- Next message: [clang] [llvm] [RISCV] Add SiFive X390 processor definition (PR #142517)
- Messages sorted by:
[ date ]
[ thread ]
[ subject ]
[ author ]
More information about the llvm-commits
mailing list