[llvm] [PowerPC] Add code to spill and restore DMRp registers (PR #142443)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff HEAD~1 HEAD --extensions cpp,h -- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp llvm/lib/Target/PowerPC/PPCInstrInfo.h llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/PowerPC/PPCInstrInfo.h b/llvm/lib/Target/PowerPC/PPCInstrInfo.h
index 7931a9e3a..0290fe2f2 100644
--- a/llvm/lib/Target/PowerPC/PPCInstrInfo.h
+++ b/llvm/lib/Target/PowerPC/PPCInstrInfo.h
@@ -251,25 +251,11 @@ enum PPCMachineCombinerPattern : unsigned {
    PPC::SPILL_QUADWORD}
 
 #define FutureStoreOpcodes                                                     \
-  {PPC::STW,                                                                   \
-   PPC::STD,                                                                   \
-   PPC::STFD,                                                                  \
-   PPC::STFS,                                                                  \
-   PPC::SPILL_CR,                                                              \
-   PPC::SPILL_CRBIT,                                                           \
-   PPC::STVX,                                                                  \
-   PPC::STXV,                                                                  \
-   PPC::DFSTOREf64,                                                            \
-   PPC::DFSTOREf32,                                                            \
-   PPC::SPILLTOVSR_ST,                                                         \
-   PPC::STXVP,                                                                 \
-   PPC::SPILL_ACC,                                                             \
-   PPC::SPILL_UACC,                                                            \
-   PPC::SPILL_WACC,                                                            \
-   PPC::SPILL_DMRP,                                                            \
-   PPC::SPILL_DMR,                                                             \
-   NoInstr,                                                                    \
-   PPC::SPILL_QUADWORD}
+  {PPC::STW,        PPC::STD,         PPC::STFD,          PPC::STFS,           \
+   PPC::SPILL_CR,   PPC::SPILL_CRBIT, PPC::STVX,          PPC::STXV,           \
+   PPC::DFSTOREf64, PPC::DFSTOREf32,  PPC::SPILLTOVSR_ST, PPC::STXVP,          \
+   PPC::SPILL_ACC,  PPC::SPILL_UACC,  PPC::SPILL_WACC,    PPC::SPILL_DMRP,     \
+   PPC::SPILL_DMR,  NoInstr,          PPC::SPILL_QUADWORD}
 
 // Initialize arrays for load and store spill opcodes on supported subtargets.
 #define StoreOpcodesForSpill                                                   \

``````````

</details>


https://github.com/llvm/llvm-project/pull/142443