[llvm] [PowerPC][NFC] revert changes to dmrp register class name (PR #142434)
Lei Huang via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 2 10:14:36 PDT 2025
https://github.com/lei137 created https://github.com/llvm/llvm-project/pull/142434
None
>From ef3fc16eb1d53b51f6a155d5570368963a14e8eb Mon Sep 17 00:00:00 2001
From: Lei Huang <lei at ca.ibm.com>
Date: Mon, 2 Jun 2025 10:49:44 -0500
Subject: [PATCH] [PowerPC][NFC] revert changes to dmrp register class name
---
llvm/lib/Target/PowerPC/PPCInstrFutureMMA.td | 6 +++---
llvm/lib/Target/PowerPC/PPCRegisterInfo.td | 2 +-
2 files changed, 4 insertions(+), 4 deletions(-)
diff --git a/llvm/lib/Target/PowerPC/PPCInstrFutureMMA.td b/llvm/lib/Target/PowerPC/PPCInstrFutureMMA.td
index 71c6eac0860ea..ef8b27f9b8d36 100644
--- a/llvm/lib/Target/PowerPC/PPCInstrFutureMMA.td
+++ b/llvm/lib/Target/PowerPC/PPCInstrFutureMMA.td
@@ -481,7 +481,7 @@ let Predicates = [IsISAFuture] in {
RegConstraint<"$ATi = $AT">, NoEncode<"$ATi">;
def DMSHA3HASH :
- XForm_ATp2_SR5<31, 15, 177, (outs dmrprc:$ATp), (ins dmrprc:$ATpi , u5imm:$SR),
+ XForm_ATp2_SR5<31, 15, 177, (outs dmrp:$ATp), (ins dmrp:$ATpi , u5imm:$SR),
"dmsha3hash $ATp, $SR",
[(set v2048i1:$ATp, (int_ppc_mma_dmsha3hash v2048i1:$ATpi, timm:$SR))]>,
RegConstraint<"$ATpi = $ATp">, NoEncode<"$ATpi">;
@@ -626,10 +626,10 @@ let Predicates = [IsISAFuture] in {
(DMSHA2HASH dmr:$AT, dmr:$AB, 1)>;
def : InstAlias<"dmsha3dw $ATp",
- (DMSHA3HASH dmrprc:$ATp, 0)>;
+ (DMSHA3HASH dmrp:$ATp, 0)>;
def : InstAlias<"dmcryshash $ATp",
- (DMSHA3HASH dmrprc:$ATp, 12)>;
+ (DMSHA3HASH dmrp:$ATp, 12)>;
def : InstAlias<"dmxxsha3512pad $AT, $XB, $E",
(DMXXSHAPAD dmr:$AT, vsrc:$XB, 0, u1imm:$E, 0)>;
diff --git a/llvm/lib/Target/PowerPC/PPCRegisterInfo.td b/llvm/lib/Target/PowerPC/PPCRegisterInfo.td
index 359adc31eb10b..8b690b7b833b3 100644
--- a/llvm/lib/Target/PowerPC/PPCRegisterInfo.td
+++ b/llvm/lib/Target/PowerPC/PPCRegisterInfo.td
@@ -1140,6 +1140,6 @@ def PPCRegDMRpRCAsmOperand : AsmOperandClass {
let PredicateMethod = "isDMRpRegNumber";
}
-def dmrprc : RegisterOperand<DMRpRC> {
+def dmrp : RegisterOperand<DMRpRC> {
let ParserMatchClass = PPCRegDMRpRCAsmOperand;
}
More information about the llvm-commits
mailing list