[llvm] [AArch64] Fix #94909: Optimize vector fmul(sitofp(x), 0.5) -> scvtf(x, 2) (PR #141480)

JP Hafer via llvm-commits llvm-commits at lists.llvm.org
Tue May 27 10:50:49 PDT 2025


jph-13 wrote:

I will take a look at the tablegen impls. Maybe that will help me understand why I am having issues with half too. 

https://github.com/llvm/llvm-project/pull/141480


More information about the llvm-commits mailing list