[llvm] [RISCV] Remove X16-31 from interrupt callee saved register list for RVE+D. (PR #139213)

Kito Cheng via llvm-commits llvm-commits at lists.llvm.org
Fri May 9 00:25:52 PDT 2025

Previous message: [llvm] [RISCV] Remove X16-31 from interrupt callee saved register list for RVE+D. (PR #139213)
Next message: [llvm] [RISCV] Use X9 instead of X27 in RISCVInstrInfo::insertIndirectBranch for RVE (PR #139214)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/kito-cheng approved this pull request.


https://github.com/llvm/llvm-project/pull/139213

Previous message: [llvm] [RISCV] Remove X16-31 from interrupt callee saved register list for RVE+D. (PR #139213)
Next message: [llvm] [RISCV] Use X9 instead of X27 in RISCVInstrInfo::insertIndirectBranch for RVE (PR #139214)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list