[llvm] [AMDGPU][True16][CodeGen] mismatched reg size for moveToVALU in si-fix-sgpr-lowering (PR #138734)

Brox Chen via llvm-commits llvm-commits at lists.llvm.org
Tue May 6 14:04:35 PDT 2025

Previous message: [llvm] check for vgpr16 putting into vgpr32 case in v2s lowering (PR #138734)
Next message: [llvm] [AMDGPU][True16][CodeGen] legalize vgpr16 to sreg32 use-def chain for moveToVALU in si-fix-sgpr-lowering (PR #138734)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/broxigarchen edited https://github.com/llvm/llvm-project/pull/138734

Previous message: [llvm] check for vgpr16 putting into vgpr32 case in v2s lowering (PR #138734)
Next message: [llvm] [AMDGPU][True16][CodeGen] legalize vgpr16 to sreg32 use-def chain for moveToVALU in si-fix-sgpr-lowering (PR #138734)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list