[llvm] [SPIRV] OpEnqueueKernel Instruction generation correction (PR #136094)

via llvm-commits llvm-commits at lists.llvm.org
Mon May 5 23:19:49 PDT 2025

Previous message: [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)
Next message: [llvm] ca59a2b - [RISCV] Add compress patterns for qc.extu and qc.mveqi (#138630)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/EbinJose2002 converted_to_draft https://github.com/llvm/llvm-project/pull/136094

Previous message: [llvm] [AtomicExpand] Add bitcasts when expanding load atomic vector (PR #120716)
Next message: [llvm] ca59a2b - [RISCV] Add compress patterns for qc.extu and qc.mveqi (#138630)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list