[llvm] [AMDGPU] Use Reg32Types for move-immediate patterns (PR #138422)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Sat May 3 14:11:40 PDT 2025


================
@@ -2270,16 +2270,18 @@ def : GCNPat <
 
 // FIXME: Remove VGPRImm. Should be inferrable from register bank.
 
-foreach vt = [i32, p3, p5, p6, p2] in {
-  def : GCNPat <
-    (VGPRImm<(vt imm)>:$imm),
-    (V_MOV_B32_e32 imm:$imm)
-  >;
+foreach vt = Reg32Types.types in {
+  if !and(!not(vt.isVector), !not(vt.isFP)) then {
----------------
arsenm wrote:

Probably should have a more direct way to specify integer or pointer 

https://github.com/llvm/llvm-project/pull/138422


More information about the llvm-commits mailing list