[llvm] [WIP][AMDGPU][MC] Allow 128-bit rsrc register in MIMG instructions (PR #132264)

Carl Ritson via llvm-commits llvm-commits at lists.llvm.org
Fri May 2 22:51:30 PDT 2025

Previous message: [llvm] [WIP][AMDGPU][MC] Allow 128-bit rsrc register in MIMG instructions (PR #132264)
Next message: [llvm] [AMDGPU] Implement IR expansion for frem instruction (PR #130988)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

perlfu wrote:

I have merged #138127 - so that shouldn't be a problem now.

https://github.com/llvm/llvm-project/pull/132264

Previous message: [llvm] [WIP][AMDGPU][MC] Allow 128-bit rsrc register in MIMG instructions (PR #132264)
Next message: [llvm] [AMDGPU] Implement IR expansion for frem instruction (PR #130988)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list