[llvm] [Mips] Do not emit instruction teq if divisor is non-zero immediate value in FastISel implementation (PR #135768)

Brad Smith via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 15 18:41:55 PDT 2025

Previous message: [llvm] [Mips] Do not emit instruction teq if divisor is non-zero immediate value in FastISel implementation (PR #135768)
Next message: [llvm] [InstCombine] Do not combine shuffle+bitcast if the bitcast is eliminable. (PR #135769)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

brad0 wrote:

cc @wzssyqa 

https://github.com/llvm/llvm-project/pull/135768

Previous message: [llvm] [Mips] Do not emit instruction teq if divisor is non-zero immediate value in FastISel implementation (PR #135768)
Next message: [llvm] [InstCombine] Do not combine shuffle+bitcast if the bitcast is eliminable. (PR #135769)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list