[llvm] [MIPS] Add Scheduling model for MIPS i6400 and i6500 CPUs (PR #132704)

Djordje Todorovic via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 9 11:44:56 PDT 2025

Previous message: [llvm] [MIPS] Add Scheduling model for MIPS i6400 and i6500 CPUs (PR #132704)
Next message: [llvm] 1d2f5ea - [RISCV] Add symbol parsing support for Xqcili load large immediate instructions (#134581)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/djtodoro requested changes to this pull request.

Lets try to avoid `InstRW`.

https://github.com/llvm/llvm-project/pull/132704

Previous message: [llvm] [MIPS] Add Scheduling model for MIPS i6400 and i6500 CPUs (PR #132704)
Next message: [llvm] 1d2f5ea - [RISCV] Add symbol parsing support for Xqcili load large immediate instructions (#134581)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list