[llvm] 3e742b5 - [NFC][AMDGPU] clang-format `AMDGPUBaseInfo.[h, cpp]` (#133559)
via llvm-commits
llvm-commits at lists.llvm.org
Sat Mar 29 07:28:37 PDT 2025
Author: Shilei Tian
Date: 2025-03-29T10:28:34-04:00
New Revision: 3e742b517a0606bfed329dfcb8c34c614ed73ea7
URL: https://github.com/llvm/llvm-project/commit/3e742b517a0606bfed329dfcb8c34c614ed73ea7
DIFF: https://github.com/llvm/llvm-project/commit/3e742b517a0606bfed329dfcb8c34c614ed73ea7.diff
LOG: [NFC][AMDGPU] clang-format `AMDGPUBaseInfo.[h,cpp]` (#133559)
Added:
Modified:
llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
Removed:
################################################################################
diff --git a/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp b/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
index 1c777e235fb60..67b44d2a19efc 100644
--- a/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
+++ b/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
@@ -247,7 +247,6 @@ unsigned getMultigridSyncArgImplicitArgPosition(unsigned CodeObjectVersion) {
}
}
-
// FIXME: All such magic numbers about the ABI should be in a
// central TD file.
unsigned getHostcallImplicitArgPosition(unsigned CodeObjectVersion) {
@@ -296,8 +295,8 @@ unsigned getCompletionActionImplicitArgPosition(unsigned CodeObjectVersion) {
int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding,
unsigned VDataDwords, unsigned VAddrDwords) {
- const MIMGInfo *Info = getMIMGOpcodeHelper(BaseOpcode, MIMGEncoding,
- VDataDwords, VAddrDwords);
+ const MIMGInfo *Info =
+ getMIMGOpcodeHelper(BaseOpcode, MIMGEncoding, VDataDwords, VAddrDwords);
return Info ? Info->Opcode : -1;
}
@@ -460,7 +459,8 @@ int getMTBUFBaseOpcode(unsigned Opc) {
}
int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements) {
- const MTBUFInfo *Info = getMTBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements);
+ const MTBUFInfo *Info =
+ getMTBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements);
return Info ? Info->Opcode : -1;
}
@@ -490,7 +490,8 @@ int getMUBUFBaseOpcode(unsigned Opc) {
}
int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements) {
- const MUBUFInfo *Info = getMUBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements);
+ const MUBUFInfo *Info =
+ getMUBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements);
return Info ? Info->Opcode : -1;
}
@@ -924,9 +925,8 @@ std::string AMDGPUTargetID::toString() const {
auto TargetTriple = STI.getTargetTriple();
auto Version = getIsaVersion(STI.getCPU());
- StreamRep << TargetTriple.getArchName() << '-'
- << TargetTriple.getVendorName() << '-'
- << TargetTriple.getOSName() << '-'
+ StreamRep << TargetTriple.getArchName() << '-' << TargetTriple.getVendorName()
+ << '-' << TargetTriple.getOSName() << '-'
<< TargetTriple.getEnvironmentName() << '-';
std::string Processor;
@@ -1020,9 +1020,7 @@ unsigned getMaxWorkGroupsPerCU(const MCSubtargetInfo *STI,
return std::min(MaxWaves / N, MaxBarriers);
}
-unsigned getMinWavesPerEU(const MCSubtargetInfo *STI) {
- return 1;
-}
+unsigned getMinWavesPerEU(const MCSubtargetInfo *STI) { return 1; }
unsigned getMaxWavesPerEU(const MCSubtargetInfo *STI) {
// FIXME: Need to take scratch memory into account.
@@ -1039,9 +1037,7 @@ unsigned getWavesPerEUForWorkGroup(const MCSubtargetInfo *STI,
getEUsPerCU(STI));
}
-unsigned getMinFlatWorkGroupSize(const MCSubtargetInfo *STI) {
- return 1;
-}
+unsigned getMinFlatWorkGroupSize(const MCSubtargetInfo *STI) { return 1; }
unsigned getMaxFlatWorkGroupSize(const MCSubtargetInfo *STI) {
// Some subtargets allow encoding 2048, but this isn't tested or supported.
@@ -1062,9 +1058,7 @@ unsigned getSGPRAllocGranule(const MCSubtargetInfo *STI) {
return 8;
}
-unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI) {
- return 8;
-}
+unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI) { return 8; }
unsigned getTotalNumSGPRs(const MCSubtargetInfo *STI) {
IsaVersion Version = getIsaVersion(STI->getCPU());
@@ -1169,9 +1163,9 @@ unsigned getVGPRAllocGranule(const MCSubtargetInfo *STI,
if (STI->getFeatureBits().test(FeatureDynamicVGPR))
return STI->getFeatureBits().test(FeatureDynamicVGPRBlockSize32) ? 32 : 16;
- bool IsWave32 = EnableWavefrontSize32 ?
- *EnableWavefrontSize32 :
- STI->getFeatureBits().test(FeatureWavefrontSize32);
+ bool IsWave32 = EnableWavefrontSize32
+ ? *EnableWavefrontSize32
+ : STI->getFeatureBits().test(FeatureWavefrontSize32);
if (STI->getFeatureBits().test(Feature1_5xVGPRs))
return IsWave32 ? 24 : 12;
@@ -1187,9 +1181,9 @@ unsigned getVGPREncodingGranule(const MCSubtargetInfo *STI,
if (STI->getFeatureBits().test(FeatureGFX90AInsts))
return 8;
- bool IsWave32 = EnableWavefrontSize32 ?
- *EnableWavefrontSize32 :
- STI->getFeatureBits().test(FeatureWavefrontSize32);
+ bool IsWave32 = EnableWavefrontSize32
+ ? *EnableWavefrontSize32
+ : STI->getFeatureBits().test(FeatureWavefrontSize32);
return IsWave32 ? 8 : 4;
}
@@ -1286,8 +1280,8 @@ unsigned getMinNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU) {
unsigned getMaxNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU) {
assert(WavesPerEU != 0);
- unsigned MaxNumVGPRs = alignDown(getTotalNumVGPRs(STI) / WavesPerEU,
- getVGPRAllocGranule(STI));
+ unsigned MaxNumVGPRs =
+ alignDown(getTotalNumVGPRs(STI) / WavesPerEU, getVGPRAllocGranule(STI));
unsigned AddressableNumVGPRs = getAddressableNumVGPRs(STI);
return std::min(MaxNumVGPRs, AddressableNumVGPRs);
}
@@ -1509,8 +1503,8 @@ unsigned decodeLgkmcnt(const IsaVersion &Version, unsigned Waitcnt) {
getLgkmcntBitWidth(Version.Major));
}
-void decodeWaitcnt(const IsaVersion &Version, unsigned Waitcnt,
- unsigned &Vmcnt, unsigned &Expcnt, unsigned &Lgkmcnt) {
+void decodeWaitcnt(const IsaVersion &Version, unsigned Waitcnt, unsigned &Vmcnt,
+ unsigned &Expcnt, unsigned &Lgkmcnt) {
Vmcnt = decodeVmcnt(Version, Waitcnt);
Expcnt = decodeExpcnt(Version, Waitcnt);
Lgkmcnt = decodeLgkmcnt(Version, Waitcnt);
@@ -1545,8 +1539,8 @@ unsigned encodeLgkmcnt(const IsaVersion &Version, unsigned Waitcnt,
getLgkmcntBitWidth(Version.Major));
}
-unsigned encodeWaitcnt(const IsaVersion &Version,
- unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt) {
+unsigned encodeWaitcnt(const IsaVersion &Version, unsigned Vmcnt,
+ unsigned Expcnt, unsigned Lgkmcnt) {
unsigned Waitcnt = getWaitcntBitMask(Version);
Waitcnt = encodeVmcnt(Version, Waitcnt, Vmcnt);
Waitcnt = encodeExpcnt(Version, Waitcnt, Expcnt);
@@ -1845,15 +1839,17 @@ struct ExpTgt {
unsigned MaxIndex;
};
+// clang-format off
static constexpr ExpTgt ExpTgtInfo[] = {
- {{"null"}, ET_NULL, ET_NULL_MAX_IDX},
- {{"mrtz"}, ET_MRTZ, ET_MRTZ_MAX_IDX},
- {{"prim"}, ET_PRIM, ET_PRIM_MAX_IDX},
- {{"mrt"}, ET_MRT0, ET_MRT_MAX_IDX},
- {{"pos"}, ET_POS0, ET_POS_MAX_IDX},
- {{"dual_src_blend"}, ET_DUAL_SRC_BLEND0, ET_DUAL_SRC_BLEND_MAX_IDX},
- {{"param"}, ET_PARAM0, ET_PARAM_MAX_IDX},
+ {{"null"}, ET_NULL, ET_NULL_MAX_IDX},
+ {{"mrtz"}, ET_MRTZ, ET_MRTZ_MAX_IDX},
+ {{"prim"}, ET_PRIM, ET_PRIM_MAX_IDX},
+ {{"mrt"}, ET_MRT0, ET_MRT_MAX_IDX},
+ {{"pos"}, ET_POS0, ET_POS_MAX_IDX},
+ {{"dual_src_blend"},ET_DUAL_SRC_BLEND0, ET_DUAL_SRC_BLEND_MAX_IDX},
+ {{"param"}, ET_PARAM0, ET_PARAM_MAX_IDX},
};
+// clang-format on
bool getTgtName(unsigned Id, StringRef &Name, int &Index) {
for (const ExpTgt &Val : ExpTgtInfo) {
@@ -1985,7 +1981,7 @@ int64_t getUnifiedFormat(const StringRef Name, const MCSubtargetInfo &STI) {
}
StringRef getUnifiedFormatName(unsigned Id, const MCSubtargetInfo &STI) {
- if(isValidUnifiedFormat(Id, STI))
+ if (isValidUnifiedFormat(Id, STI))
return isGFX10(STI) ? UfmtSymbolicGFX10[Id] : UfmtSymbolicGFX11[Id];
return "";
}
@@ -2066,9 +2062,9 @@ bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId,
case ID_GS_PreGFX11:
return STREAM_ID_FIRST_ <= StreamId && StreamId < STREAM_ID_LAST_;
case ID_GS_DONE_PreGFX11:
- return (OpId == OP_GS_NOP) ?
- (StreamId == STREAM_ID_NONE_) :
- (STREAM_ID_FIRST_ <= StreamId && StreamId < STREAM_ID_LAST_);
+ return (OpId == OP_GS_NOP)
+ ? (StreamId == STREAM_ID_NONE_)
+ : (STREAM_ID_FIRST_ <= StreamId && StreamId < STREAM_ID_LAST_);
}
}
return StreamId == STREAM_ID_NONE_;
@@ -2076,15 +2072,15 @@ bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId,
bool msgRequiresOp(int64_t MsgId, const MCSubtargetInfo &STI) {
return MsgId == ID_SYSMSG ||
- (!isGFX11Plus(STI) &&
- (MsgId == ID_GS_PreGFX11 || MsgId == ID_GS_DONE_PreGFX11));
+ (!isGFX11Plus(STI) &&
+ (MsgId == ID_GS_PreGFX11 || MsgId == ID_GS_DONE_PreGFX11));
}
bool msgSupportsStream(int64_t MsgId, int64_t OpId,
const MCSubtargetInfo &STI) {
return !isGFX11Plus(STI) &&
- (MsgId == ID_GS_PreGFX11 || MsgId == ID_GS_DONE_PreGFX11) &&
- OpId != OP_GS_NOP;
+ (MsgId == ID_GS_PreGFX11 || MsgId == ID_GS_DONE_PreGFX11) &&
+ OpId != OP_GS_NOP;
}
void decodeMsg(unsigned Val, uint16_t &MsgId, uint16_t &OpId,
@@ -2099,9 +2095,7 @@ void decodeMsg(unsigned Val, uint16_t &MsgId, uint16_t &OpId,
}
}
-uint64_t encodeMsg(uint64_t MsgId,
- uint64_t OpId,
- uint64_t StreamId) {
+uint64_t encodeMsg(uint64_t MsgId, uint64_t OpId, uint64_t StreamId) {
return MsgId | (OpId << OP_SHIFT_) | (StreamId << STREAM_ID_SHIFT_);
}
@@ -2127,19 +2121,19 @@ bool getHasDepthExport(const Function &F) {
}
bool isShader(CallingConv::ID cc) {
- switch(cc) {
- case CallingConv::AMDGPU_VS:
- case CallingConv::AMDGPU_LS:
- case CallingConv::AMDGPU_HS:
- case CallingConv::AMDGPU_ES:
- case CallingConv::AMDGPU_GS:
- case CallingConv::AMDGPU_PS:
- case CallingConv::AMDGPU_CS_Chain:
- case CallingConv::AMDGPU_CS_ChainPreserve:
- case CallingConv::AMDGPU_CS:
- return true;
- default:
- return false;
+ switch (cc) {
+ case CallingConv::AMDGPU_VS:
+ case CallingConv::AMDGPU_LS:
+ case CallingConv::AMDGPU_HS:
+ case CallingConv::AMDGPU_ES:
+ case CallingConv::AMDGPU_GS:
+ case CallingConv::AMDGPU_PS:
+ case CallingConv::AMDGPU_CS_Chain:
+ case CallingConv::AMDGPU_CS_ChainPreserve:
+ case CallingConv::AMDGPU_CS:
+ return true;
+ default:
+ return false;
}
}
@@ -2200,7 +2194,8 @@ bool hasSRAMECC(const MCSubtargetInfo &STI) {
}
bool hasMIMG_R128(const MCSubtargetInfo &STI) {
- return STI.hasFeature(AMDGPU::FeatureMIMG_R128) && !STI.hasFeature(AMDGPU::FeatureR128A16);
+ return STI.hasFeature(AMDGPU::FeatureMIMG_R128) &&
+ !STI.hasFeature(AMDGPU::FeatureR128A16);
}
bool hasA16(const MCSubtargetInfo &STI) {
@@ -2299,9 +2294,7 @@ bool isGFX12Plus(const MCSubtargetInfo &STI) { return isGFX12(STI); }
bool isNotGFX12Plus(const MCSubtargetInfo &STI) { return !isGFX12Plus(STI); }
-bool isNotGFX11Plus(const MCSubtargetInfo &STI) {
- return !isGFX11Plus(STI);
-}
+bool isNotGFX11Plus(const MCSubtargetInfo &STI) { return !isGFX11Plus(STI); }
bool isNotGFX10Plus(const MCSubtargetInfo &STI) {
return isSI(STI) || isCI(STI) || isVI(STI) || isGFX9(STI);
@@ -2370,69 +2363,75 @@ bool isSGPR(MCRegister Reg, const MCRegisterInfo *TRI) {
const MCRegisterClass SGPRClass = TRI->getRegClass(AMDGPU::SReg_32RegClassID);
const MCRegister FirstSubReg = TRI->getSubReg(Reg, AMDGPU::sub0);
return SGPRClass.contains(FirstSubReg != 0 ? FirstSubReg : Reg) ||
- Reg == AMDGPU::SCC;
+ Reg == AMDGPU::SCC;
}
bool isHi16Reg(MCRegister Reg, const MCRegisterInfo &MRI) {
return MRI.getEncodingValue(Reg) & AMDGPU::HWEncoding::IS_HI16;
}
-#define MAP_REG2REG \
- using namespace AMDGPU; \
- switch(Reg.id()) { \
- default: return Reg; \
- CASE_CI_VI(FLAT_SCR) \
- CASE_CI_VI(FLAT_SCR_LO) \
- CASE_CI_VI(FLAT_SCR_HI) \
- CASE_VI_GFX9PLUS(TTMP0) \
- CASE_VI_GFX9PLUS(TTMP1) \
- CASE_VI_GFX9PLUS(TTMP2) \
- CASE_VI_GFX9PLUS(TTMP3) \
- CASE_VI_GFX9PLUS(TTMP4) \
- CASE_VI_GFX9PLUS(TTMP5) \
- CASE_VI_GFX9PLUS(TTMP6) \
- CASE_VI_GFX9PLUS(TTMP7) \
- CASE_VI_GFX9PLUS(TTMP8) \
- CASE_VI_GFX9PLUS(TTMP9) \
- CASE_VI_GFX9PLUS(TTMP10) \
- CASE_VI_GFX9PLUS(TTMP11) \
- CASE_VI_GFX9PLUS(TTMP12) \
- CASE_VI_GFX9PLUS(TTMP13) \
- CASE_VI_GFX9PLUS(TTMP14) \
- CASE_VI_GFX9PLUS(TTMP15) \
- CASE_VI_GFX9PLUS(TTMP0_TTMP1) \
- CASE_VI_GFX9PLUS(TTMP2_TTMP3) \
- CASE_VI_GFX9PLUS(TTMP4_TTMP5) \
- CASE_VI_GFX9PLUS(TTMP6_TTMP7) \
- CASE_VI_GFX9PLUS(TTMP8_TTMP9) \
- CASE_VI_GFX9PLUS(TTMP10_TTMP11) \
- CASE_VI_GFX9PLUS(TTMP12_TTMP13) \
- CASE_VI_GFX9PLUS(TTMP14_TTMP15) \
- CASE_VI_GFX9PLUS(TTMP0_TTMP1_TTMP2_TTMP3) \
- CASE_VI_GFX9PLUS(TTMP4_TTMP5_TTMP6_TTMP7) \
- CASE_VI_GFX9PLUS(TTMP8_TTMP9_TTMP10_TTMP11) \
- CASE_VI_GFX9PLUS(TTMP12_TTMP13_TTMP14_TTMP15) \
- CASE_VI_GFX9PLUS(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7) \
- CASE_VI_GFX9PLUS(TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11) \
- CASE_VI_GFX9PLUS(TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \
- CASE_VI_GFX9PLUS(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \
- CASE_GFXPRE11_GFX11PLUS(M0) \
- CASE_GFXPRE11_GFX11PLUS(SGPR_NULL) \
- CASE_GFXPRE11_GFX11PLUS_TO(SGPR_NULL64, SGPR_NULL) \
+#define MAP_REG2REG \
+ using namespace AMDGPU; \
+ switch (Reg.id()) { \
+ default: \
+ return Reg; \
+ CASE_CI_VI(FLAT_SCR) \
+ CASE_CI_VI(FLAT_SCR_LO) \
+ CASE_CI_VI(FLAT_SCR_HI) \
+ CASE_VI_GFX9PLUS(TTMP0) \
+ CASE_VI_GFX9PLUS(TTMP1) \
+ CASE_VI_GFX9PLUS(TTMP2) \
+ CASE_VI_GFX9PLUS(TTMP3) \
+ CASE_VI_GFX9PLUS(TTMP4) \
+ CASE_VI_GFX9PLUS(TTMP5) \
+ CASE_VI_GFX9PLUS(TTMP6) \
+ CASE_VI_GFX9PLUS(TTMP7) \
+ CASE_VI_GFX9PLUS(TTMP8) \
+ CASE_VI_GFX9PLUS(TTMP9) \
+ CASE_VI_GFX9PLUS(TTMP10) \
+ CASE_VI_GFX9PLUS(TTMP11) \
+ CASE_VI_GFX9PLUS(TTMP12) \
+ CASE_VI_GFX9PLUS(TTMP13) \
+ CASE_VI_GFX9PLUS(TTMP14) \
+ CASE_VI_GFX9PLUS(TTMP15) \
+ CASE_VI_GFX9PLUS(TTMP0_TTMP1) \
+ CASE_VI_GFX9PLUS(TTMP2_TTMP3) \
+ CASE_VI_GFX9PLUS(TTMP4_TTMP5) \
+ CASE_VI_GFX9PLUS(TTMP6_TTMP7) \
+ CASE_VI_GFX9PLUS(TTMP8_TTMP9) \
+ CASE_VI_GFX9PLUS(TTMP10_TTMP11) \
+ CASE_VI_GFX9PLUS(TTMP12_TTMP13) \
+ CASE_VI_GFX9PLUS(TTMP14_TTMP15) \
+ CASE_VI_GFX9PLUS(TTMP0_TTMP1_TTMP2_TTMP3) \
+ CASE_VI_GFX9PLUS(TTMP4_TTMP5_TTMP6_TTMP7) \
+ CASE_VI_GFX9PLUS(TTMP8_TTMP9_TTMP10_TTMP11) \
+ CASE_VI_GFX9PLUS(TTMP12_TTMP13_TTMP14_TTMP15) \
+ CASE_VI_GFX9PLUS(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7) \
+ CASE_VI_GFX9PLUS(TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11) \
+ CASE_VI_GFX9PLUS(TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \
+ CASE_VI_GFX9PLUS( \
+ TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \
+ CASE_GFXPRE11_GFX11PLUS(M0) \
+ CASE_GFXPRE11_GFX11PLUS(SGPR_NULL) \
+ CASE_GFXPRE11_GFX11PLUS_TO(SGPR_NULL64, SGPR_NULL) \
}
-#define CASE_CI_VI(node) \
- assert(!isSI(STI)); \
- case node: return isCI(STI) ? node##_ci : node##_vi;
+#define CASE_CI_VI(node) \
+ assert(!isSI(STI)); \
+ case node: \
+ return isCI(STI) ? node##_ci : node##_vi;
-#define CASE_VI_GFX9PLUS(node) \
- case node: return isGFX9Plus(STI) ? node##_gfx9plus : node##_vi;
+#define CASE_VI_GFX9PLUS(node) \
+ case node: \
+ return isGFX9Plus(STI) ? node##_gfx9plus : node##_vi;
-#define CASE_GFXPRE11_GFX11PLUS(node) \
- case node: return isGFX11Plus(STI) ? node##_gfx11plus : node##_gfxpre11;
+#define CASE_GFXPRE11_GFX11PLUS(node) \
+ case node: \
+ return isGFX11Plus(STI) ? node##_gfx11plus : node##_gfxpre11;
-#define CASE_GFXPRE11_GFX11PLUS_TO(node, result) \
- case node: return isGFX11Plus(STI) ? result##_gfx11plus : result##_gfxpre11;
+#define CASE_GFXPRE11_GFX11PLUS_TO(node, result) \
+ case node: \
+ return isGFX11Plus(STI) ? result##_gfx11plus : result##_gfxpre11;
MCRegister getMCReg(MCRegister Reg, const MCSubtargetInfo &STI) {
if (STI.getTargetTriple().getArch() == Triple::r600)
@@ -2445,9 +2444,18 @@ MCRegister getMCReg(MCRegister Reg, const MCSubtargetInfo &STI) {
#undef CASE_GFXPRE11_GFX11PLUS
#undef CASE_GFXPRE11_GFX11PLUS_TO
-#define CASE_CI_VI(node) case node##_ci: case node##_vi: return node;
-#define CASE_VI_GFX9PLUS(node) case node##_vi: case node##_gfx9plus: return node;
-#define CASE_GFXPRE11_GFX11PLUS(node) case node##_gfx11plus: case node##_gfxpre11: return node;
+#define CASE_CI_VI(node) \
+ case node##_ci: \
+ case node##_vi: \
+ return node;
+#define CASE_VI_GFX9PLUS(node) \
+ case node##_vi: \
+ case node##_gfx9plus: \
+ return node;
+#define CASE_GFXPRE11_GFX11PLUS(node) \
+ case node##_gfx11plus: \
+ case node##_gfxpre11: \
+ return node;
#define CASE_GFXPRE11_GFX11PLUS_TO(node, result)
MCRegister mc2PseudoReg(MCRegister Reg) { MAP_REG2REG }
@@ -2971,14 +2979,11 @@ bool isLegalSMRDEncodedUnsignedOffset(const MCSubtargetInfo &ST,
}
bool isLegalSMRDEncodedSignedOffset(const MCSubtargetInfo &ST,
- int64_t EncodedOffset,
- bool IsBuffer) {
+ int64_t EncodedOffset, bool IsBuffer) {
if (isGFX12Plus(ST))
return isInt<24>(EncodedOffset);
- return !IsBuffer &&
- hasSMRDSignedImmOffset(ST) &&
- isInt<21>(EncodedOffset);
+ return !IsBuffer && hasSMRDSignedImmOffset(ST) && isInt<21>(EncodedOffset);
}
static bool isDwordAligned(uint64_t ByteOffset) {
@@ -3076,25 +3081,22 @@ const GcnBufferFormatInfo *getGcnBufferFormatInfo(uint8_t BitsPerComp,
uint8_t NumComponents,
uint8_t NumFormat,
const MCSubtargetInfo &STI) {
- return isGFX11Plus(STI)
- ? getGfx11PlusBufferFormatInfo(BitsPerComp, NumComponents,
- NumFormat)
- : isGFX10(STI) ? getGfx10BufferFormatInfo(BitsPerComp,
- NumComponents, NumFormat)
- : getGfx9BufferFormatInfo(BitsPerComp,
- NumComponents, NumFormat);
+ return isGFX11Plus(STI) ? getGfx11PlusBufferFormatInfo(
+ BitsPerComp, NumComponents, NumFormat)
+ : isGFX10(STI)
+ ? getGfx10BufferFormatInfo(BitsPerComp, NumComponents, NumFormat)
+ : getGfx9BufferFormatInfo(BitsPerComp, NumComponents, NumFormat);
}
const GcnBufferFormatInfo *getGcnBufferFormatInfo(uint8_t Format,
const MCSubtargetInfo &STI) {
return isGFX11Plus(STI) ? getGfx11PlusBufferFormatInfo(Format)
- : isGFX10(STI) ? getGfx10BufferFormatInfo(Format)
- : getGfx9BufferFormatInfo(Format);
+ : isGFX10(STI) ? getGfx10BufferFormatInfo(Format)
+ : getGfx9BufferFormatInfo(Format);
}
bool hasAny64BitVGPROperands(const MCInstrDesc &OpDesc) {
- for (auto OpName : { OpName::vdst, OpName::src0, OpName::src1,
- OpName::src2 }) {
+ for (auto OpName : {OpName::vdst, OpName::src0, OpName::src1, OpName::src2}) {
int Idx = getNamedOperandIdx(OpDesc.getOpcode(), OpName);
if (Idx == -1)
continue;
diff --git a/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h b/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
index f61a99c37e669..01cea54e65e77 100644
--- a/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
+++ b/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
@@ -140,12 +140,7 @@ enum {
TRAP_NUM_SGPRS = 16
};
-enum class TargetIDSetting {
- Unsupported,
- Any,
- Off,
- On
-};
+enum class TargetIDSetting { Unsupported, Any, Off, On };
class AMDGPUTargetID {
private:
@@ -165,21 +160,19 @@ class AMDGPUTargetID {
/// \returns True if the current xnack setting is "On" or "Any".
bool isXnackOnOrAny() const {
return XnackSetting == TargetIDSetting::On ||
- XnackSetting == TargetIDSetting::Any;
+ XnackSetting == TargetIDSetting::Any;
}
/// \returns True if current xnack setting is "On" or "Off",
/// false otherwise.
bool isXnackOnOrOff() const {
return getXnackSetting() == TargetIDSetting::On ||
- getXnackSetting() == TargetIDSetting::Off;
+ getXnackSetting() == TargetIDSetting::Off;
}
/// \returns The current xnack TargetIDSetting, possible options are
/// "Unsupported", "Any", "Off", and "On".
- TargetIDSetting getXnackSetting() const {
- return XnackSetting;
- }
+ TargetIDSetting getXnackSetting() const { return XnackSetting; }
/// Sets xnack setting to \p NewXnackSetting.
void setXnackSetting(TargetIDSetting NewXnackSetting) {
@@ -193,22 +186,20 @@ class AMDGPUTargetID {
/// \returns True if the current sramecc setting is "On" or "Any".
bool isSramEccOnOrAny() const {
- return SramEccSetting == TargetIDSetting::On ||
- SramEccSetting == TargetIDSetting::Any;
+ return SramEccSetting == TargetIDSetting::On ||
+ SramEccSetting == TargetIDSetting::Any;
}
/// \returns True if current sramecc setting is "On" or "Off",
/// false otherwise.
bool isSramEccOnOrOff() const {
return getSramEccSetting() == TargetIDSetting::On ||
- getSramEccSetting() == TargetIDSetting::Off;
+ getSramEccSetting() == TargetIDSetting::Off;
}
/// \returns The current sramecc TargetIDSetting, possible options are
/// "Unsupported", "Any", "Off", and "On".
- TargetIDSetting getSramEccSetting() const {
- return SramEccSetting;
- }
+ TargetIDSetting getSramEccSetting() const { return SramEccSetting; }
/// Sets sramecc setting to \p NewSramEccSetting.
void setSramEccSetting(TargetIDSetting NewSramEccSetting) {
@@ -887,8 +878,8 @@ VOPD::InstInfo getVOPDInstInfo(const MCInstrDesc &OpX, const MCInstrDesc &OpY);
LLVM_READONLY
// Get properties of VOPD X and Y components.
-VOPD::InstInfo
-getVOPDInstInfo(unsigned VOPDOpcode, const MCInstrInfo *InstrInfo);
+VOPD::InstInfo getVOPDInstInfo(unsigned VOPDOpcode,
+ const MCInstrInfo *InstrInfo);
LLVM_READONLY
bool isTrue16Inst(unsigned Opc);
@@ -1050,8 +1041,8 @@ unsigned decodeLgkmcnt(const IsaVersion &Version, unsigned Waitcnt);
/// \p Lgkmcnt = \p Waitcnt[13:8] (gfx10)
/// \p Lgkmcnt = \p Waitcnt[9:4] (gfx11)
///
-void decodeWaitcnt(const IsaVersion &Version, unsigned Waitcnt,
- unsigned &Vmcnt, unsigned &Expcnt, unsigned &Lgkmcnt);
+void decodeWaitcnt(const IsaVersion &Version, unsigned Waitcnt, unsigned &Vmcnt,
+ unsigned &Expcnt, unsigned &Lgkmcnt);
Waitcnt decodeWaitcnt(const IsaVersion &Version, unsigned Encoded);
@@ -1085,8 +1076,8 @@ unsigned encodeLgkmcnt(const IsaVersion &Version, unsigned Waitcnt,
/// \returns Waitcnt with encoded \p Vmcnt, \p Expcnt and \p Lgkmcnt for given
/// isa \p Version.
///
-unsigned encodeWaitcnt(const IsaVersion &Version,
- unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt);
+unsigned encodeWaitcnt(const IsaVersion &Version, unsigned Vmcnt,
+ unsigned Expcnt, unsigned Lgkmcnt);
unsigned encodeWaitcnt(const IsaVersion &Version, const Waitcnt &Decoded);
@@ -1299,13 +1290,10 @@ void decodeMsg(unsigned Val, uint16_t &MsgId, uint16_t &OpId,
uint16_t &StreamId, const MCSubtargetInfo &STI);
LLVM_READNONE
-uint64_t encodeMsg(uint64_t MsgId,
- uint64_t OpId,
- uint64_t StreamId);
+uint64_t encodeMsg(uint64_t MsgId, uint64_t OpId, uint64_t StreamId);
} // namespace SendMsg
-
unsigned getInitialPSInputAddr(const Function &F);
bool getHasColorExport(const Function &F);
@@ -1554,8 +1542,7 @@ bool isLegalSMRDEncodedUnsignedOffset(const MCSubtargetInfo &ST,
LLVM_READONLY
bool isLegalSMRDEncodedSignedOffset(const MCSubtargetInfo &ST,
- int64_t EncodedOffset,
- bool IsBuffer);
+ int64_t EncodedOffset, bool IsBuffer);
/// Convert \p ByteOffset to dwords if the subtarget uses dword SMRD immediate
/// offsets.
More information about the llvm-commits
mailing list