[llvm] [RISCV] Add OR/XOR/SUB to RISCVInstrInfo::isCopyInstrImpl (PR #132002)

Alex Bradbury via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 28 07:51:04 PDT 2025

Previous message: [llvm] [RISCV] Add OR/XOR/SUB to RISCVInstrInfo::isCopyInstrImpl (PR #132002)
Next message: [llvm] 212a48b - [X86] combine-bitselect.ll - regenerate VPTERNLOG comments
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb wrote:

The promised tracking/summary issue is up at https://github.com/llvm/llvm-project/pull/133443

https://github.com/llvm/llvm-project/pull/132002

Previous message: [llvm] [RISCV] Add OR/XOR/SUB to RISCVInstrInfo::isCopyInstrImpl (PR #132002)
Next message: [llvm] 212a48b - [X86] combine-bitselect.ll - regenerate VPTERNLOG comments
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list