[llvm] [AMDGPU][True16][CodeGen] srl pattern for true16 mode (PR #132987)

[Matt Arsenault via llvm-commits]

================
@@ -2425,6 +2425,13 @@ def : GCNPat <(i1 imm:$imm),
   let WaveSizePredicate = isWave32;
 }
 
+let True16Predicate = UseRealTrue16Insts in
+foreach vt = [i32, v2i16] in
+def : GCNPat <
+  (vt (DivergentBinFrag<srl> VGPR_32:$src, (i32 16))),
+  (REG_SEQUENCE VGPR_32, (i16 (EXTRACT_SUBREG $src, hi16)), lo16, (V_MOV_B16_t16_e64 0, (i16 0x0000), 0), hi16)
----------------
arsenm wrote:

The point is it doesn't need to be in an isel pattern. The shift combine subsumes the selection pattern 

https://github.com/llvm/llvm-project/pull/132987