[llvm] Add RISC-V support information to readme (PR #132699)

[via llvm-commits]

================
@@ -32,6 +32,8 @@ architectures:
     e.g. pseudo instructions and most register classes are not supported.
 * MIPS
 * PowerPC (PowerPC64LE only)
+* RISC-V
+  * Supported extensions: M, A, F, C, B, initial V.
----------------
AnastasiyaChernikova wrote:

I changed the wording, please take a look

https://github.com/llvm/llvm-project/pull/132699