[llvm] [RISCV] Update the latency of floating point load in SiFive P500 scheduling model (PR #133165)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 26 22:27:22 PDT 2025

Previous message: [llvm] [RISCV] Update the latency of floating point load in SiFive P500 scheduling model (PR #133165)
Next message: [llvm] [RISCV] Update the latency of floating point load in SiFive P500 scheduling model (PR #133165)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/wangpc-pp approved this pull request.


https://github.com/llvm/llvm-project/pull/133165

Previous message: [llvm] [RISCV] Update the latency of floating point load in SiFive P500 scheduling model (PR #133165)
Next message: [llvm] [RISCV] Update the latency of floating point load in SiFive P500 scheduling model (PR #133165)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list