[llvm] [RISCV] Have GPRMem on the correct operand in QCIRVInstESStore (PR #133042)
via llvm-commits
llvm-commits at lists.llvm.org
Tue Mar 25 23:46:20 PDT 2025
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-risc-v
Author: Sudharsan Veeravalli (svs-quic)
<details>
<summary>Changes</summary>
It should be on rs1 and not rs2.
---
Full diff: https://github.com/llvm/llvm-project/pull/133042.diff
1 Files Affected:
- (modified) llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td (+1-1)
``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td b/llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td
index 69290c0da1824..86c521010add4 100644
--- a/llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td
+++ b/llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td
@@ -442,7 +442,7 @@ class QCIRVInstESBase<bits<3> funct3, bits<2> funct2, dag outs,
let hasSideEffects = 0, mayLoad = 0, mayStore = 1 in
class QCIRVInstESStore<bits<3> funct3, bits<2> funct2, string opcodestr>
: QCIRVInstESBase<funct3, funct2, (outs),
- (ins GPRMem:$rs2, GPR:$rs1, simm26:$imm),
+ (ins GPR:$rs2, GPRMem:$rs1, simm26:$imm),
opcodestr, "$rs2, ${imm}(${rs1})">;
class QCIRVInstEAI<bits<3> funct3, bits<1> funct1, string opcodestr>
``````````
</details>
https://github.com/llvm/llvm-project/pull/133042
More information about the llvm-commits
mailing list