[llvm] [RISCV] Add combine for shadd family of instructions. (PR #130829)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 25 10:59:55 PDT 2025

Previous message: [llvm] [RISCV] Add combine for shadd family of instructions. (PR #130829)
Next message: [llvm] Convert vector 64-bit shl to 32-bit if shift amt >= 32 (PR #132964)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/130829

Previous message: [llvm] [RISCV] Add combine for shadd family of instructions. (PR #130829)
Next message: [llvm] Convert vector 64-bit shl to 32-bit if shift amt >= 32 (PR #132964)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list