[llvm] [shrinkwrap] PowerPC's FP register should be honored when processing the save point for prologue. (PR #129855)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 0228b778a45ca6a45c6efeae6c820b0e3f186282 e0dba4abeb1ed6a0153de2aaa8e4d390abe12ab2 --extensions h,cpp -- llvm/include/llvm/CodeGen/TargetRegisterInfo.h llvm/lib/CodeGen/ShrinkWrap.cpp llvm/lib/Target/PowerPC/PPCRegisterInfo.h
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/CodeGen/ShrinkWrap.cpp b/llvm/lib/CodeGen/ShrinkWrap.cpp
index e95e07c8cc..9d81d28bca 100644
--- a/llvm/lib/CodeGen/ShrinkWrap.cpp
+++ b/llvm/lib/CodeGen/ShrinkWrap.cpp
@@ -355,7 +355,7 @@ bool ShrinkWrap::useOrDefCSROrFI(const MachineInstr &MI, RegScavenger *RS,
                     RCI.getLastCalleeSavedAlias(PhysReg) ||
                     (!MI.isReturn() &&
                      TRI->isNonallocatableRegisterCalleeSave(PhysReg)) ||
-                     TRI->isVirtualFrameRegister(PhysReg);
+                    TRI->isVirtualFrameRegister(PhysReg);
     } else if (MO.isRegMask()) {
       // Check if this regmask clobbers any of the CSRs.
       for (unsigned Reg : getCurrentCSRs(RS)) {

``````````

</details>


https://github.com/llvm/llvm-project/pull/129855