[llvm] [AMDGPU] Support block load/store for CSR (PR #130013)

[Scott Linder via llvm-commits]

================
@@ -478,7 +478,7 @@ static void assignCalleeSavedSpillSlots(MachineFunction &F,
     for (auto &CS : CSI) {
       // If the target has spilled this register to another register, we don't
----------------
slinder1 wrote:

Nit: comment is slightly stale after change

https://github.com/llvm/llvm-project/pull/130013