[llvm] 0078e8f - [RISCV][NFC] Fix a warning (#127090)

via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 13 12:42:40 PST 2025


Author: Piotr Fusik
Date: 2025-02-13T21:42:36+01:00
New Revision: 0078e8f45062fcfb1e5e328e0993dcb66f11fb84

URL: https://github.com/llvm/llvm-project/commit/0078e8f45062fcfb1e5e328e0993dcb66f11fb84
DIFF: https://github.com/llvm/llvm-project/commit/0078e8f45062fcfb1e5e328e0993dcb66f11fb84.diff

LOG: [RISCV][NFC] Fix a warning (#127090)

Added: 
    

Modified: 
    llvm/lib/Target/RISCV/RISCVVMV0Elimination.cpp

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/RISCV/RISCVVMV0Elimination.cpp b/llvm/lib/Target/RISCV/RISCVVMV0Elimination.cpp
index efd92c55e3adf..ccc86da340440 100644
--- a/llvm/lib/Target/RISCV/RISCVVMV0Elimination.cpp
+++ b/llvm/lib/Target/RISCV/RISCVVMV0Elimination.cpp
@@ -159,10 +159,10 @@ bool RISCVVMV0Elimination::runOnMachineFunction(MachineFunction &MF) {
         if (MO.isReg() && MO.getReg().isVirtual() &&
             MRI.getRegClass(MO.getReg()) == &RISCV::VMV0RegClass) {
           MRI.recomputeRegClass(MO.getReg());
-          assert(MRI.getRegClass(MO.getReg()) != &RISCV::VMV0RegClass ||
-                 MI.isInlineAsm() ||
-                 MRI.getVRegDef(MO.getReg())->isInlineAsm() &&
-                     "Non-inline-asm use of vmv0 left behind");
+          assert((MRI.getRegClass(MO.getReg()) != &RISCV::VMV0RegClass ||
+                  MI.isInlineAsm() ||
+                  MRI.getVRegDef(MO.getReg())->isInlineAsm()) &&
+                 "Non-inline-asm use of vmv0 left behind");
         }
       }
     }


        


More information about the llvm-commits mailing list