[llvm] [RISCV] Move VMV0 elimination past machine SSA opts (PR #126850)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Tue Feb 11 22:13:34 PST 2025


================
@@ -1515,40 +1515,36 @@ define <vscale x 16 x double> @vp_ceil_vv_nxv16f64(<vscale x 16 x double> %va, <
 ; CHECK-NEXT:    vmv1r.v v0, v6
 ; CHECK-NEXT:    vsetvli zero, a2, e64, m8, ta, ma
 ; CHECK-NEXT:    vfabs.v v24, v16, v0.t
+; CHECK-NEXT:    addi a2, sp, 16
+; CHECK-NEXT:    vs8r.v v24, (a2) # Unknown-size Folded Spill
----------------
wangpc-pp wrote:

Why would we reload the value right after theh spill here?

https://github.com/llvm/llvm-project/pull/126850


More information about the llvm-commits mailing list