[llvm] [NVPTX] Support for memory orderings for cmpxchg (PR #126159)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 10 15:57:25 PST 2025
================
@@ -324,8 +324,10 @@ bool AtomicExpandImpl::processAtomicInstr(Instruction *I) {
// failure path. As a result, fence insertion is directly done by
// expandAtomicCmpXchg in that case.
FenceOrdering = CASI->getMergedOrdering();
- CASI->setSuccessOrdering(AtomicOrdering::Monotonic);
- CASI->setFailureOrdering(AtomicOrdering::Monotonic);
+ auto CASOrdering = TLI->atomicOperationOrderAfterFenceSplit(CASI);
----------------
topperc wrote:
Should the name of this reflect that it is only called for CAS?
https://github.com/llvm/llvm-project/pull/126159
More information about the llvm-commits
mailing list