[llvm] [NVPTX] support packed f32 instructions for sm_100+ (PR #126337)

Princeton Ferro via llvm-commits llvm-commits at lists.llvm.org
Sat Feb 8 19:23:47 PST 2025

Previous message: [llvm] [NVPTX] support packed f32 instructions for sm_100+ (PR #126337)
Next message: [llvm] [RISCV] Refactor tablegen classes to push common values down to VPseudoBinaryM. NFC (PR #126339)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Prince781 wrote:

Okay, so I'm in the process of reworking this PR to legalize `v2f32`. If there's interest in the current approach, feel free to review. Otherwise, please wait until I update this.

https://github.com/llvm/llvm-project/pull/126337

Previous message: [llvm] [NVPTX] support packed f32 instructions for sm_100+ (PR #126337)
Next message: [llvm] [RISCV] Refactor tablegen classes to push common values down to VPseudoBinaryM. NFC (PR #126339)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list