[llvm] [Instructions] cache computed shufflevector properties (PR #115536)

Princeton Ferro via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 5 17:55:03 PST 2025

Previous message: [llvm] 6e14d75 - [RISCV] Fix some implicit conversions from Register to unsigned. NFC
Next message: [llvm] fc10ad1 - [RISCV] Make single source reverse legal in isShuffleMaskLegal (#125949)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Prince781 converted_to_draft https://github.com/llvm/llvm-project/pull/115536

Previous message: [llvm] 6e14d75 - [RISCV] Fix some implicit conversions from Register to unsigned. NFC
Next message: [llvm] fc10ad1 - [RISCV] Make single source reverse legal in isShuffleMaskLegal (#125949)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list